Average Current Mode Control of Switching Power Supplies

by Lloyd Dixon
Average Current Mode Control of Switching Power Supplies

Lloyd Dixon

Abstract

Current mode control as usually implemented in switching power supplies actually senses and controls peak inductor current. This gives rise to many serious problems, including poor noise immunity, a need for slope compensation, and peak-to-average current errors which the inherently low current loop gain cannot correct. Average current mode control eliminates these problems and may be used effectively to control currents other than inductor current, allowing a much broader range of topological application.

General Perspective

Current mode control is a two-loop system as shown in the simple example of Fig. 1. The switching power supply inductor is “hidden” within the inner current control loop. This simplifies the design of the outer voltage control loop and improves power supply performance in many ways, including better dynamics. The objective of this inner loop is to control the state-space averaged inductor current, but in practice the instantaneous peak inductor current is the basis for control. (Switch current --equal to inductor current during the “on” time--is often sensed.) If the inductor ripple current is small, peak inductor current control is nearly equivalent to average inductor current control.

In a conventional switching power supply employing a buck derived topology, the inductor is in the output. Current mode control then is actually output current control, resulting in many performance advantages. On the other hand, in a high power factor preregulator using the boost topology, the inductor is in the input. Current mode control then controls input current, allowing it to be easily conformed to the desired sinusoidal waveshape.

Peak Current Mode Control Problems

Poor noise immunity. The peak method of inductor current control functions by comparing the up-slope of inductor current (or switch current) to a current program level set by the outer loop—see Fig. 1. The comparator turns the power switch off when the instantaneous current reaches the desired level. The current ramp is usually quite small compared to the programming level, especially when $V_{IN}$ is low. As a result, this method is extremely susceptible to noise. A noise spike is generated each time the switch turns on. A fraction of a volt coupled into the control circuit can cause it to turn off immediately, resulting in a subharmonic operating mode with much greater ripple. Circuit layout and bypassing are critically important to successful operation.

Slope compensation required. The peak current mode control method is inherently unstable at duty ratios exceeding 0.5,
resulting in sub-harmonic oscillation. A compensating ramp (with slope equal to the inductor current downslope) is usually applied to the comparator input to eliminate this instability. In a buck regulator the inductor current downslope equals $V_o/L$. With $V_o$ constant, as it usually is, the compensating ramp is fixed and easy to calculate—but it does complicate the design. With a boost regulator in a high power factor application, the downslope of inductor current equals $(V_{in}-V_o)/L$ and thus varies considerably as the input voltage follows the rectified sine waveform. A fixed ramp providing adequate compensation will overcompensate much of the time, with resulting performance degradation and increased distortion.

**Peak to average current error.** The peak to average current error inherent in the peak method of inductor current control is usually not a serious problem in conventional buck-derived power supplies. This is because inductor ripple current is usually much smaller than the average full load inductor current, and because the outer voltage control loop soon eliminates this error.

In high power factor boost preregulators the peak/avg error is very serious because it causes distortion of the input current waveform. While the peak current follows the desired sine wave current program, the average current does not. The peak/avg error becomes much worse at lower current levels, especially when the inductor current becomes discontinuous as the sine wave approaches zero every half cycle. To achieve low distortion, the peak/avg error must be small. This requires a large inductor to make the ripple current small. The resulting shallow inductor current ramp makes the already poor noise immunity much worse.

**Topology problems.** Conventional peak current mode control actually controls inductor current. As normally used for output current control, it is most effective when applied to a buck regulator where the inductor is in the output. But for flyback or boost topologies the inductor is not in the output, the wrong current is controlled, and much of the advantage of current mode control is lost.

Likewise, the boost topology with its inductor at the input is well suited for input current control in a high power factor preregulator, but buck and flyback topologies are not well suited because the inductor is not in the input and the wrong current is controlled.

**Average Current Mode Control**

Peak current mode control operates by directly comparing the actual inductor current waveform to the current program level (set by the outer loop) at the two inputs of the PWM comparator. This current loop has low gain and so cannot correct for the deficiencies noted above.

Referring to Fig. 2, the technique of average current mode control overcomes these problems by introducing a high gain integrating current error amplifier (CA) into the current loop. A voltage across $R_p$ (set by the outer loop) represents the desired current program level. The voltage across current sense resistor $R_s$ represents actual inductor current. The difference, or current error, is amplified and compared to a large amplitude sawtooth (oscillator ramp) at the PWM comparator inputs.

The gain-bandwidth characteristic of the current loop can be tailored for optimum performance by the compensation network around the CA. Compared with peak current mode control, the current loop gain crossover frequency, $f_c$, can be made approximately the same, but the gain will be much greater at lower frequencies.

The result is:

1) **Average current tracks the current program with a high degree of accuracy.** This is especially important in high power factor preregulators, enabling less than 3% harmonic distortion to be achieved with a relatively small inductor. In fact, average current mode control functions well even when the mode boundary is crossed into the discontinuous mode at low current levels. The outer voltage control loop is oblivious to this mode change.

2) **Slope compensation is not required, but**
Example 1: Buck Regulator Output Current.
The simple buck regulator shown in Fig. 2 has the following operating parameters:

- Switching Frequency, $f_s = 100$ kHz
- Input Voltage, $V_{IN} = 15 - 30V$
- Output Voltage, $V_o = 12V$
- Output Current, $I_o = 5A$ (6A O.L.)
- Inductance, $L = 60 \, \mu H$
- max. $\Delta I_o @ 30V (100 \, \text{kHz}) = 1.2A$
- Sense Resistance, $R_s = 0.1\Omega$

$C_{FP}$ is temporarily omitted. Zero $R_F C_{FZ}$ is well below the switching frequency. Near $f_s$, the amplifier gain is flat. The overall current loop has only one active pole (from the inductor).

The inductor current is sensed through $R_s$. (How this is accomplished will be discussed later.) The inductor current waveform with its sawtooth ripple component is amplified and inverted through the CA and applied to the comparator. The inductor current downslope (while the switch is off) becomes an up slope, as shown in Fig. 2. To avoid subharmonic oscillation, this off-time CA output slope must not exceed the oscillator ramp slope. In Fig. 2, the off-time CA output slope is much less than the oscillator ramp slope, indicating that the CA gain is less than optimum.

Calculating the slopes:

- Inductor Current Downslope = $V_o/L$
- Oscillator Ramp Slope = $V_s/T_s = V_s f_s$

Where $V_s$ is the oscillator ramp p-p voltage, $T_s$ and $f_s$ are the switching period and frequency.

There is a limit to loop gain at the switching frequency in order to achieve stability.

3) Noise immunity is excellent. When the clock pulse turns the power switch on, the oscillator ramp immediately dives to its lowest level, volts away from the corresponding current error level at the input of the PWM comparator.

4) The average current mode method can be used to sense and control the current in any circuit branch. Thus it can control input current accurately with buck and flyback topologies, and can control output current with boost and flyback topologies.

**Designing the Optimum Control Loop**

**Gain Limitation at $f_s$:** Switching power supply control circuits all exhibit subharmonic oscillation problems if the slopes of the waveforms applied to the two inputs of the PWM comparator are inappropriately related.

With peak current mode control, slope compensation prevents this instability.

Average current mode control has a very similar problem, but a better solution. The oscillator ramp effectively provides a great amount of slope compensation. One criterion applies in a single pole system: The amplified inductor current downslope at one input of the PWM comparator must not exceed the oscillator ramp slope at the other comparator input. This criterion puts an upper limit on the current amplifier gain at the switching frequency, indirectly establishing the maximum current loop gain crossover frequency, $f_C$. It is the first thing that needs to be considered in optimizing the average current mode control loop.

In the following examples, we assume that the power circuit design has been completed, and only the CA compensation remains to be worked out.

![Fig. 2 - Average Current Mode Control Circuit and Waveforms](image)
The inductor current downslope is translated into a voltage across current sense resistor $R_s$ and multiplied by the CA gain, $G_{CA}$. This is set equal to the oscillator ramp slope to determine the CA gain allowed at $f_s$:

$$(V_o/L)R_sG_{CA} = V_s f_s$$

$$\max G_{CA} = \frac{\varphi_{CA}}{\varphi_{RS}} = \frac{V_s f_s L}{V_o R_s} \quad (1)$$

Applying the values given in the example, and with $V_s$ of 5Vpp, the maximum $G_{CA}$ at the switching frequency is 25 (28dB). The current error amplifier gain at $f_s$ is set to this optimum value by making the ratio $R_F/R_I = 25$.

The small-signal control-to-output gain of the buck regulator current loop power section (from $\varphi_{CA}$ at the CA output, to $\varphi_{RS}$, the voltage across $R_s$) is:

$$\frac{\varphi_{RS}}{\varphi_{CA}} = \frac{R_s V_{IN}}{V_s s L} = \frac{1590}{f} \quad (2)$$

The overall open loop gain of the current loop is found by multiplying (1) and (2). The result is set equal to 1 to solve for the loop gain crossover frequency, $f_c$:

$$\frac{R_s V_{IN}}{V_s} \cdot \frac{V_s f_s L}{V_o R_s} = 1$$

$$f_c = \frac{f_s V_{IN}}{2\pi V_o} = \frac{f_s}{2\pi D} \quad (3)$$

Setting the $CA$ gain at the limit found in (1), the crossover frequency will never be less than one sixth of the switching frequency. (This is exactly the same result reported by Middlebrook [1] for peak current mode control with recommended slope compensation.) In this example, $f_c$ is 20 kHz with $V_{IN}$ at 15V ($D = .8$), and 40 kHz when $V_{IN}$ at 30V ($D = .4$).

If the error amplifier had a flat gain characteristic, the phase margin at crossover would be 90°—much more than required—and the gain at lower frequencies wouldn’t be much better than with peak current mode control. But zero $R_F C_FZ$ placed at 10 kHz, below the minimum crossover frequency, reduces the phase margin to 63°, and boosts the low frequency gain dramatically, with an integrator gain of 250K/f. It is this characteristic which causes the current loop to rapidly and accurately home in on the average current called for by the outer loop. Even though the comparator actually turns off the power switch when a peak inductor current is reached, this peak current level is adjusted by the current amplifier so that the average current is correct.

Fig. 3 shows the start-up waveforms of the voltages at the PWM comparator inputs and the inductor current with $V_{IN}$ at 30V and full load. Note how the amplified and inverted inductor current downslope virtually coincides with the oscillator ramp, because the CA gain was set at the optimum level according to Equation (1). Note also that if the CA gain is increased further, not only will the off-time slope exceed the oscillator ramp slope, but the positive excursion may reach the CA compliance limit, clipping or clamping the waveform.

Fig. 3 - Buck Waveforms, Optimized Gain

Pole $R_F C_FZ (C_FZ + C_FZ)$ is set at switching frequency $f_s$ (100 kHz). This pole has one purpose—to eliminate noise spikes riding on the current waveform, the nemesis of peak current mode control. The sawtooth CA output waveform is also diminished, especially the higher order harmonics, and shifted in phase as shown in Fig. 4. The pole-zero pair (at 100 kHz and 10 kHz) reduces the phase margin at crossover to a very acceptable 45°—see Fig. 5.

The reduced amplitude and slopes of the CA waveform resulting from the 100 kHz pole might suggest that the $CA$ gain could be in-
Discontinuous Operation. When the load current $I_o$ becomes small, the inductor current becomes discontinuous. The current level at the continuous/discontinuous mode boundary is:

$$I_o = I_L = \frac{V_o(V_{IN}-V_o)}{V_{IN}2f_S L} \quad (4)$$

Worst case is at max $V_{IN}$, when ripple current is greatest. In this example, the mode boundary occurs at $I_o$ ($=I_L$) of 0.2A when $V_{IN}$ is 15V, and at 0.6A when $V_{IN}$ is 30V.

In the discontinuous mode, below the mode boundary, changes in $I_o$ require large duty cycle changes. In other words, the power circuit gain suddenly becomes very low. Also, the single pole characteristic of continuous mode operation with its $90^\circ$ phase lag disappears, so the power circuit gain is flat— independent of frequency. The current loop becomes more stable, but much less responsive.

With peak current mode control in the discontinuous mode, peak/avg current error becomes unacceptably huge. But with average current mode control, the high gain of the current error amplifier easily provides the large duty cycle changes necessary to accommodate changes in load current, thereby maintaining good average current regulation.

Referring to Fig. 2, when the current loop is closed, the voltage across current sense resistor $V_{RS}$ equals the current programming voltage $V_{CP}$ (from the voltage error amplifier) at frequencies below $f_S$. The transconductance of the closed current loop is a part of the outer voltage control loop:

$$g = \frac{i_T}{\alpha} = \frac{V_{RS}/R_S}{V_{CP}} = \frac{1}{R_S} \quad (5)$$

The closed loop transconductance rolls off and assumes a single pole characteristic at the open loop crossover frequency, $f_S$. 

Average Current Mode Control

5-5
Example 2: Boost Regulator Input Current.
A 1 kW off-line preregulator (Fig 6) operates with the following parameters:

Switching Frequency, \( f_S = 100 \text{ kHz} \)
Input Volts, \( V_{IN} = 90 - 270 \text{V rms} \)
Output Volts, \( V_O = 380 \text{Vdc} \)
Max. O.L. \( I_{IN} (@90\text{V}) = 12\text{A rms}, \ 17\text{A pk} \)
\( L = 0.25 \text{mH} \)
\( \Delta I_L, \Delta I_{IN} @90\text{V} = 3.4\text{A} \)
\( R_S = 0.050 \text{Ω} \)

The max. overload line current at min. \( V_{IN} \) corresponds to 1080W input. The max. peak overload 60Hz line current (17A) should—by design—correspond to a limit on the current programming signal, \( I_{CP} \). The max peak 100kHz current through the switch and rectifier is 17A plus one-half \( \Delta I_L \): 17 + 3.4/2 = 18.7A

\[ \text{Fig. 6 - Boost Preregulator Circuit} \]

The current downslope occurs when the power switch is off:

\[
\text{Inductor Current Downslope} = \frac{(V_O - V_{IN})}{L} \\
\text{Worst case when } V_{IN} = 0: \quad = \frac{V_O}{L} \\
\text{Oscillator Ramp Slope} = \frac{V_S}{T_S} = V_S f_S
\]

Multiply the downslope by \( R_S \) and CA gain and set equal to the oscillator ramp slope, then solve for maximum CA gain:

\[
(V_O/L)R_S G_{CA} = V_S f_S
\]

\[ \therefore \max G_{CA} = \frac{\nu_{CA}}{\nu_{RS}} = \frac{V_S f_S L}{V_O R_S} \quad (6) \]

Note the form of Equation (6) is identical to the buck regulator in (1). Using the values for this application, the maximum \( G_{CA} \) is 6.58, accomplished by making \( R_S/R_I = 6.58 \).

The small-signal control-to-input gain of the current loop power section (from \( v_{CA} \) at the CA output, to \( v_{RS} \), the voltage across \( R_S \)) is:

\[
\frac{\nu_{RS}}{\nu_{CA}} = \frac{R_S V_O}{V_S s L} = \frac{2420}{f} \quad (7)
\]

Note that (7) is nearly identical to (2) for the buck regulator, except the gain depends on \( V_O \) (which is constant), rather than \( V_{IN} \).

The overall current loop gain is found by multiplying (6) and (7). The result is set equal to 1 to solve for the crossover frequency, \( f_C \):

\[
\frac{R_S}{V_S} \frac{V_O}{2\pi f_C L} \frac{V_S f_S L}{V_O R_S} = 1
\]

\[ f_C = \frac{f_S}{2\pi} \quad (8) \]

With the CA gain at the limit found in (6), the current loop \( f_C \) is fixed at \( f_S/6 \) (16.7 kHz).

As with the earlier example, with a flat gain error amplifier the phase margin at crossover is 90°—larger than necessary. So zero \( R_F C_{FZ} \) is set at 1/2 of the minimum crossover frequency \( f_c/2 = f_S/12 = 8.33 \text{ kHz} \), providing a low frequency boost with an integrator gain of 55K/f. Pole \( R_F C_{FP} C_{FZ}/(C_{FP} + C_{FZ}) \) is set at 6 times the zero frequency (50 kHz) to eliminate noise spikes. Together, the zero at 8.33 kHz and the pole at 50 kHz leave a phase margin at crossover of 40°. Startup waveforms are shown in Fig. 7, and the Bode plot in Fig. 8.

\[ \text{Fig. 7 - Boost Regulator Waveforms} \]
Referring back to Fig. 6 – when the current loop is closed, the voltage across current sense resistor $V_{RS}$ equals the voltage across current programming resistor $V_{RCP}$. In this case, programmed with a current source $I_{CP}$, the current gain of the closed current loop is:

$$G = \frac{I_L}{I_{CP}} = \frac{V_{RS}/R_S}{V_{RCP}/R_{CP}} = \frac{R_{CP}}{R_S} \quad (9)$$

The closed loop current gain rolls off and assumes a single pole characteristic at the open loop crossover frequency, $f_S$.

In a high power factor preregulator application, the current is programmed to follow the rectified line voltage. As the rectified sine wave voltage and current approach the cusp at zero, the inductor current becomes discontinuous. Discontinuous operation can occur over a substantial portion of the line cycle, especially when line current is low at high line voltage and/or low power input. With peak current mode control, discontinuous operation results in a large peak/average current error. A large inductance is required to make ripple current small and put the mode boundary at a low current level. However, average current mode control eliminates the peak/average error. A small inductance can and should be used to reduce cost, size and weight and improve current loop bandwidth.

Figure 9 shows a boost preregulator programmed to follow a 60 Hz (rectified) sine wave input. The lower waveforms show the programmed and actual line current waveforms. (The programmed waveform has been increased by 5% to make the two waveforms visible. The actual waveform leads the programmed waveform by a small amount and has less than 0.5% 3rd harmonic distortion! The upper waveforms show the duty cycles of the switch and diode throughout the line cycle. The inductor current is continuous when the current is high, and the switch and diode duty cycles add up to 1. But as the current approaches zero crossing, operation becomes discontinuous as shown by the appearance of “dead” time (when neither the switch, the diode, or the inductor are conducting).

Note that the switch duty cycle does not change as much when operation becomes discontinuous. With the boost (and flyback) topology in the discontinuous mode, average input current tends to follow input voltage at a constant duty cycle. Even though plenty of CA gain is available to change the duty cycle, little change is required for perfect tracking.

Figure 10 shows how the actual input current sine wave tracks the programming signal at 400 Hz. The distortion is worse -- 4.5% 3rd harmonic. This is for two reasons:

Average Current Mode Control
1. The harmonic components of the rectified 400 Hz waveform are at higher frequencies and closer to the current loop crossover frequency where the loop gain is less, compared with the 50 or 60 Hz harmonics.

2. The inductor current has difficulty rising off zero because the input voltage is so very low at that point. So the inductor current lags coming off zero, then catches up and overshoots the programmed level. (This effect is much worse with peak current mode control because of the large inductor required.)

Controlling Average Switch Current

In the previous examples, average current mode control was applied to controlling inductor current (buck output current and boost input current). This is relatively easy because the inductor current is mostly DC with only a small amount of ripple to deal with. But if it is desired to use a buck or flyback topology to control input current in a high power factor application, then the chopped current waveform through the power switch must be averaged, a more difficult task.

Example 3: Flyback Regulator Input Current: A 1000 W off-line preregulator uses a flyback circuit in order to achieve a standard 300V output bus even though the input voltage ranges above and below 300V (Figs. 11,12).

The flyback converter could be designed to operate in the discontinuous inductor current mode in this application. The discontinuous flyback converter is not difficult to control (crudely) by fixing the duty cycle during each line half-cycle, but the peak currents through the power switch and rectifier are nearly twice as high as with continuous mode operation.

The max. overload rms line current at min. $V_{IN}$ equates to 1080W input (2160Wpk 60Hz). The max. overload peak 60 Hz line current (17A) should be made to correspond to a limit on the current programming input, $I_{CP}$. Unlike the boost converter, the flyback input current is chopped, so the peak 100kHz current through...
the switch, the inductor, and the rectifier are much greater than the 60 Hz peak current—see Fig. 12. The worst case, at low line and max. overload input current is:

\[ I_{PK(100kHz)} = \frac{I_{PK(60Hz)}}{D} = \frac{17}{0.702} = 24.2A \]

Add to this one-half \( \Delta I_L \) to obtain the absolute max. peak current through the switch, inductor, and rectifier: 24.2 + 3.6/2 = 26A.

Compared to the boost converter, the flyback topology requires higher current and higher voltage devices and generates a lot more input noise because of the chopped waveform. In its favor, the flyback converter can operate with any input/output voltage ratio, can provide current limiting, and input/output isolation.

As discussed in the previous example, the boost converter amplifier gain at \( f_S \) was limited only by the criteria that the inductor current downslope must not exceed the oscillator ramp slope. The power circuit control-to-input current gain had a simple -1 slope from zero to \( f_S \), making it very easy to compensate.

But with the flyback converter, the chopped switch current waveform will be averaged. This results in a lower crossover frequency, \( f_C \), and lower gain-bandwidth for two reasons:

1. The large amplitude chopped current waveform must be integrated by the CA. The upslope of the resulting triangular waveform at the CA output must not exceed the oscillator ramp slope. (The inductor current downslope is not relevant.)

2. There is a zero (conventional left half-plane) in the control-to-input current gain characteristic. This zero moves with output current level. Loop gain crossover cannot be much higher than the lowest zero frequency.

The small-signal control-to-input gain of the flyback current loop power circuit (from \( V_{CA} \) at the CA output, to \( V_{RS} \), the voltage across \( R_S \)) is:

\[ \frac{V_{RS}}{V_{CA}} = \frac{R_S}{V_S}\left(1\right) \quad (10) \]

This is the characteristic of a "normal" zero—a -1 slope with 90° phase lag below \( f_Z \) and flat gain with no phase shift above \( f_Z \). The zero frequency may be calculated:

\[ f_Z = \frac{V_o}{2\pi LI_L} \]

Note that the zero moves inversely with inductor current and inductance value. This zero has a big effect on loop compensation. To obtain the best loop response, it is important that \( f_{Z\text{min}} \) be as high as possible, by making the inductance small. Fortunately, with average current mode control, there is no need to worry about crossing into discontinuous operation. The limit on making the inductance too small is when the inductor ripple current becomes too large, increasing peak switch and rectifier currents an undesirable amount.

Using the specific values of this example, the power circuit gain is:

\[ \frac{V_{RS}}{V_{CA}} = \frac{I_L}{200} - j \cdot \frac{960}{f} \]

The minimum zero frequency is 8 kHz, which occurs at 24.2A, the max. overload inductor current at 90V low line. The gain above \( f_Z \) is 0.12 (-18.4dB). The power circuit gain is shown in the Bode plot of Fig. 13.

Turning now to the current error amplifier (Fig. 11), the chopped input (switch) current waveform shown in Fig. 12 flows through \( R_S \). The average value of this waveform, chopped at 100 kHz, is compared to the current program level across \( R_{CP} \) and amplified. Assume for the moment that \( C_{PZ} \) and \( C_{FZ} \) are both zero. The CA gain in the vicinity of 100 kHz is determined by integrator \( (R_I + R_P)C_{FP} \). Averaging is accomplished because the DC gain is high, but the 100 kHz rectangular waveform with its harmonics is amplified relatively little. The rectangular waveform is converted into a triangular wave as shown in Fig. 12.

**Average Current Mode Control**
Equating the slopes and solving for $C_{FP}$:

$$\frac{I_{\text{Dpk}} R_S}{C_{FP} R} = V_S f_s$$

$$C_{FP} = \frac{I_{\text{Dpk}} R_S}{V_S f_s R}$$  \hspace{1cm} (12)$$

Using the values from this example, and assuming $R = 10K$ ($R_l=9K$, $R_{P2}=1K$):

$$C_{FP} = \frac{17 \times 0.025}{5 \times 0.1 \times 10^8 \times 10K} = 85 \, \mu F$$

The CA integrator gain may now be calculated and entered in the Bode plot:

$$G_{CA} = \frac{1}{2 \pi f R C_{FP}} = \frac{187,000}{f}$$  \hspace{1cm} (12)$$

The compensation circuit as designed so far (with $C_{P2}$ and $C_{P3}$ both zero) has high loop gain and is very stable only when the inductor current is high, maintaining the power circuit zero near the position shown in Fig. 13, so that its gain is flat at $f_C$. At lower current levels, the power circuit zero slides down to the left and

**Fig. 12 - Flyback Regulator Waveforms**

The optimum CA integrator gain at 100 kHz is the gain at which the maximum CA output up-slope equals the oscillator ramp slope. This is the same principle used in the previous two examples, but in those cases the inductor (whose current was being controlled) did most of the averaging. The inductor did the integration to provide the triangular ripple current waveform and the CA gain was flat in the vicinity of $f_s$. But in this flyback preregulator example, the chopped switch current is being controlled so the averaging and the triangular waveshape are achieved by an integrating amplifier.

The upslope of the CA output occurs when the switch is off and the 100 kHz current waveform is at zero. The CA inputs are both at program voltage $V_{CP}$. $V_{CP_{\text{max}}}$ equates to the max. overload peak 60Hz input current (17A) through $R_S$. Therefore, during the switch “off” time, the maximum current through $R = (R_l + R_{P2})$ is:

$$I_{\text{Rmax}} = \frac{V_{CP_{\text{max}}}}{R} = \frac{I_{\text{Dpk}} R_S}{R}$$

The upslope of the CA output is determined by the current through $R_l$ charging $C_{FP}$:

$$\text{max CA Upslope} = \frac{I_{\text{Rmax}}}{C_{FP}} = \frac{I_{\text{Dpk}} R_S}{C_{FP} R_l}$$

$$\text{Oscillator Ramp Slope} = \frac{V_S}{T_s} = V_S f_s$$

**Fig. 13 - Flyback Regulator Bode Plot**
the power circuit gain at $f_C$ has a -1 slope. With
the -1 slope of the CA gain, the overall current
loop gain has a slope of -2 at crossover, and
will ring excessively. It is necessary to add a
pole-zero pair to the CA gain to reduce the
slope to -1 in the vicinity of $f_C$. Offsetting the
integrator gain by a factor of 5, as shown in the
Bode plot, provides a phase bump which in-
creases the actual phase margin to 42°, a
slightly underdamped condition (the Bode
approximation is 31°, as shown).

The offset factor of 5 is provided by
$C_{FZ} = 4 \cdot C_{FP} = 340\mu F$. $C_{FZ}$ and $C_{FP}$ in parallel
set the integrator gain at low frequencies to
37,000/f.

The location of the flat portion of the CA
gain characteristic is determined by $R_F$. It is
easiest to solve this graphically using the Bode
plot. Ideally, $Z_1$ and $P_1$ should bracket the
crossover frequency. Simply slide the flat por-
tion up and down between the integrator slopes
until its gain is equal (but opposite in sign) to
the power circuit gain at the same frequency as
the center of the flat portion. That frequency is
the crossover frequency, $f_C$. In Fig 13, the CA
gain in the flat portion is 10 (20dB). This is
accomplished by:

$$R_F = 10R = 10 \left( R_1 + R_{P2} \right) = 100K \ (14)$$

The precise value of $R_F$ (and $f_C$) is not at all
critical. The phase bump is broad, and the loop
response is really determined by the integrator
gain below $f_C$ (37,000/f).

Finally, an additional pole $R_{P2}C_{P2}$ is placed at
100kHz to filter out noise spikes. This pole
frequency is too high to significantly affect
phase margin at crossover.

Referring back to Fig. 11 — when the cur-
current loop is closed, the voltage across current
sense resistor $V_{RS}$ equals the voltage across
current programming resistor $V_{RCP}$. Program-
mmed with a current source $I_{CP}$, the current gain
of the closed current loop is identical to Eq. 9:

$$G = \frac{i_L}{i_{CP}} = \frac{v_{RS}/R_S}{v_{RCP}/R_{CP}} = \frac{R_{CP}}{R_S} \ (15)$$

Just as in the previous examples, the closed loop
current gain rolls off and assumes a single
pole characteristic at the open loop crossover
frequency, $f_s$. The moving zero of the flyback
power circuit is hidden within the inner current
loop, and is invisible to the outer voltage
control loop. In fact—regardless of the power
circuit topology—with average current mode
control, the external characteristics of the cur-
rent loops are identical: flat gain, rolling off
with a single pole characteristic above the open
loop crossover frequency.

Example 4: Buck Regulator Input Current:
The buck regulator is sometimes used in high
power factor preregulator applications. It can
only function when $V_o$ is less than $\sim N$, so the
output bus voltage must be low. Normally, a
low output voltage should be avoided, because
the bus filter capacitor becomes large and
expensive, but in applications such as telephone
or battery charging this is not a problem
and/or there is no choice. With 120V line input
and 48 volt output bus, the input current will
drop to zero for a substantial portion of each
line cycle, each time the instantaneous line
voltage goes below 48V. Third harmonic distor-
tion will be 7 - 8% at low line, but the power
factor of 0.99 is good enough for most applica-
tions.

Although the flyback topology might be used
in the same low voltage output application, the
buck topology operates with lower inductor
current and lower peak current through the
switch and rectifier. Peak voltages on the
switch and rectifier are also much lower. But
the flyback topology can provide line isolation
in the preregulator by using a flyback trans-
former instead of simple inductor.

The buck circuit can be almost the same as
the flyback circuit of Fig. 11, interchanging the
inductor and the rectifier (cathode up).

The control loop design procedure is the
same as for the flyback in Example 3. The buck
regulator has the same left half-plane
zero. In fact, the power circuit control-to-input
gain equation is identical to Eq. 10 for the
flyback circuit.
Controlling Average Rectifier Current

Peak current mode control has been used with great success in conventional power supplies using buck-derived topologies. It works well because peak current mode control actually controls inductor current, and the inductor is located in the output of all buck topologies. When boost or flyback topologies are used, peak current mode control functions poorly, because the wrong current is controlled—the inductor current is not in the output. Although peak current mode control eliminates the inductor from the small-signal characteristic of the outer loop, the right half-plane zero present in boost and flyback outputs remains to plague outer loop compensation.

In boost or flyback circuits, the diode is in the output side, and ideally the diode current should be controlled, not inductor current. This is no problem for average current mode control. Its integrating current error amplifier can average the rectangular diode current waveform in the same way that it averages the switch current in the input of the buck or flyback preregulators discussed earlier. The right half-plane zero forces a lower current loop crossover frequency, but the RHP zero is “buried” within the current loop. The outer voltage control loop sees only a flat gain characteristic with a single pole roll-off at the crossover frequency—just the same as all the other topologies previously discussed. A flyback circuit using average current mode control is shown in Figure 14.

The same equation applies to controlling the output current of a boost circuit. Note the similarity with Eq. 10 for flyback or buck input current control. In Eq. 16, low frequency gain depends on \( V_{\text{in}} \) rather than \( V_{o} \), but more importantly, the inductor current \( I_{L} \) has a minus sign, which represents 180° phase lag above the zero frequency. This is the characteristic of a right half-plane zero, and it makes the loop compensation much more difficult. It is usually necessary to cross over at a frequency one half to one fourth of the RHP zero frequency in order to cross over with adequate phase margin. This results in lower closed loop bandwidth for the current loop than the previous examples. However, once this is accomplished, the RHP zero does not appear in the outer loop.

It is very important to make the inductance small to achieve the highest possible RHP zero frequency. Fortunately, average current mode control allows the mode boundary to be crossed. This permits a much smaller inductance than with peak current mode control, resulting in a much higher RHP zero frequency and higher crossover frequency.

Current Sensing

One important advantage of having a high gain current error amplifier is that it permits a very small current sense resistor value resulting in low power dissipation. The CA can make up for the gain lost with the small resistor.

In many applications, however, using a current sense resistor in the direct path of the current to be measured is not practical. The tiny \( R_{s} \) value may be difficult to implement, and the power dissipation in a practical sense
resistor is too great. Often, the $R_s$ circuit location is at a large potential difference from the control circuit. This is especially a concern when current must be sensed on the other side of the isolation boundary.

A current sense transformer (C.T.) can provide the necessary dielectric isolation and eliminate the need for an extreme low-value resistor. As shown in Fig. 15, this technique works well for average current mode control when the current to be sensed and averaged is a pulse which returns to zero within each switching period—such as switch current (buck or flyback input current) or diode current (boost or flyback output current). Although “transformers can’t couple DC”, a C.T. does couple the entire instantaneous current waveform including its DC component if the core is reset to zero baseline each time the pulse goes to zero.

Total reset requires the same volt-seconds (of opposite sign) that were applied to “set” the core. At duty cycles approaching 1.0—which can occur temporarily with most topologies—the time available for reset may be only a tiny fraction of the switching period. Achieving total reset in a short time requires a large backswing of voltage across the C.T., so don’t use low voltage diodes to couple the C.T. to $R_s$.

With a boost converter controlling input current in a high power factor preregulator application, a current sense resistor easily ties in directly with the control circuit, as shown in Fig. 6. Nevertheless, many designers would prefer to use a current transformer to minimize power loss and allow the use of a much higher $R_s$ value. However, since the input current of a boost converter is the inductor current, the input current never goes to zero when operating in the continuous mode. Therefore, a C.T. can’t be used to sense input current of a boost converter because the DC value is lost, and the C.T. cannot reset—it will saturate. The same problem occurs in a buck regulator circuit, where the C.T. can’t directly sense average output (inductor) current.

The answer to this problem is to use two C.T.s—one sensing switch current, the other sensing diode current. By summing their outputs as shown in Fig. 16, the true inductor current is reconstituted. Each C.T. has plenty of time to reset.

Using Current Sense Transformers:
It is not difficult to achieve excellent results using low cost commercially available pulse transformers. A current sense “inductor” such as Pulse Engineering 51688 is a toroidal core wound with 200 secondary turns for a secondary inductance of 80 mH. A 0.18" hole is provided to slip the primary wire through.

The pulse voltage across the windings of a current transformer generates a magnetizing current which starts at zero and increases fairly linearly with time. The magnetizing current subtracts from the pulse current delivered to the secondary. Initially, the current through $R_s$ is precisely $I_{PRI}/N$, but as time passes, the secondary current drops off more rapidly than it should. This effect is called “droop”. It is usually not a problem if certain precautions are observed. The amount of current droop through the current sense resistor can be calculated:

$$
\Delta I_{PRI(droop)} = \frac{N_s}{N_p} \frac{V_s}{L_s} \Delta t
$$

where $N$ is the turns ratio, $V_s$ the voltage across the secondary, $L_s$ the secondary inductance and $\Delta t$ is the max. pulse width. As the
equation shows, droop is minimized by maximizing secondary inductance—use the largest you can get. Don’t use a large $R_s$ value to obtain a large secondary voltage—it’s not necessary and makes reset more difficult. Make the turns ratio as low as possible by using two or three primary turns if space allows. Don’t reduce the turns ratio by reducing the secondary turns—this is counter-productive because the inductance goes down with the turns squared.

For example, consider the flyback input current preregulator of Fig. 11, using a current transformer in series with switch instead of the 0.025Ω sense resistor shown. Using the Pulse Engineering #51688 current sense inductor with one turn primary, the turns ratio is 1:200. Secondary inductance is 80 mH. The 24A max. overload pulse current becomes a 0.12A current pulse on the secondary side. A 10Ω sense resistor will have a max. voltage of 1.3V sent to the CA, and the max. secondary voltage including diode forward drop is 2.0V. The maximum pulse width is 7.02μsec.

Applying these values to Eq. 17:

$$\Delta I_{PRI(droop)} = \frac{200}{1} \times \frac{2.0}{80 \times 10^{-3}} \times 7 \times 10^{-6} = .035A$$

Only 35mA droop out of 24A isn’t bad!

When two C.T.s are used—one on either side of isolation boundary—their turns ratios must be proportioned the same as the power transformer pri/sec turns ratio so that currents through $R_s$ will be equalized.

All of the equations containing $R_s$ given earlier in this paper assume the sense resistor is measuring current directly. When using a current sense transformer, reflect the actual $R_s$ on the C.T. secondary side into the primary by substituting $R_s N_p / N_s$.

References:


IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI’s products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated