


# Technology Roadmap for Power Semiconductors

ISPSD'96 Maui, Hawaii

- Attached is a preliminary edition of the first Technology Roadmap for Power Semiconductor Devices
- At this time, some pages have been converted into computer graphics, others are still hand sketched
- A corrected version will be mailed to you this summer
- Special thanks to our workshop facilitators
  - ▶ Phil Hower, Unitrode, workshop chairman
  - ▶ Dan Kinzer, International Rectifier, discretes group
  - ▶ Leo Lorenz, Siemens, high power group
  - ▶ Aymen Shibib, Lucent Bell Labs, power & high voltage ICs
- Thanks for participating

Richard K. Williams, Siliconix / Temic  
General Chairman ISPSD'96

# Trench & Planar FET Application Areas



# Challenges in MOSFETs

Primary

Secondary

Driver

Planar

- Breakthroughs
- Overcome JFET
  - Reduce epi resistivity
- Low Thermal Res Pkg

- Breakthroughs
- lower diode trr, no leakage
  - substrate thinning
- Lower wire/pkg resistance  
Lower Cgd

High Voltage  
Thermally Limited

Trench


- Breakthroughs
- Reduce epi resistivity
- Increase cell density / photo  
Lower wire/pkg resistance  
Improve gate ox quality  
Lower process cost

- Breakthroughs
- lower diode trr, no leakage
  - substrate thinning
- Self-protection (high gm)


Low Voltage  
Lowest R(on)

*Innovation Needed*


# Trend in MOSFET $R_{DS(on)} \cdot A$



# Lateral MOSFET Applications



# Discrete Breakthrough Opportunities



no wire / pkg resistance

silicon technology:

density, cost


new materials:

$$RA = \rho \cdot X_{\text{epi}}$$


wafer / die thinning:

no breakage

# IGBT Processes



# Voltage Range of Planar & Trench IGBTs





# IGBT Innovations

Primary

Secondary

Driver


<p>In fab lifetime control</p> <ul style="list-style-type: none"> <li>• Au, Pt implants</li> <li>• e<sup>-</sup> or H<sup>+</sup></li> </ul> <p>Built-in diode</p>	<p>VLSI technology</p> <ul style="list-style-type: none"> <li>• self-aligned</li> <li>• photolithography</li> <li>• metallization</li> <li>• sidewall spacers</li> </ul> <p><i>Lateral IGBT = not likely</i></p>
<p>On-chip control circuits</p> <p>Reliability</p> <ul style="list-style-type: none"> <li>• at high temperatures</li> <li>• metals/materials</li> <li>• packaging</li> <li>• design</li> </ul>	<p>Thin wafer processing</p> <ul style="list-style-type: none"> <li>• 100 μm</li> <li>• backing wafer</li> </ul> <p>Lower voltage</p>

*Innovation Needed*

Improved thermal performance

Better speed vs on-state drop

# Device Selection by Frequency & Voltage



# Silicon Rectifiers

Primary

Secondary

Driver

## *Innovation Needed*


Improvement      Breakthrough

<p><u>Metal/ Semi Schottky:</u>          Reduction in Vf at V&lt;50V</p> <ul style="list-style-type: none"> <li>• 250 mV at 300 A/cm<sup>2</sup></li> </ul> <p>Low leakage</p> <ul style="list-style-type: none"> <li>• Tj = 125°C, Jr=150nA/cm<sup>2</sup></li> </ul>	<p><u>1600V Rectifiers:</u></p> <p>Epi</p> <ul style="list-style-type: none"> <li>• expensive, poor availability</li> </ul> <p>Non-epi</p> <ul style="list-style-type: none"> <li>• cheaper but higher losses</li> <li>• thin wafers</li> <li>• FZ 200 mm</li> </ul>
<p>Cost pressure</p> <ul style="list-style-type: none"> <li>• today's diodes 525 mV at 300 A/cm<sup>2</sup></li> <li>• synchronous rectifier</li> </ul>	<p><u>600V Rectifiers:</u></p> <p>Optimize Vf vs trr</p> <ul style="list-style-type: none"> <li>• trr = 28 nsec Vf = 2.5V</li> <li>• new lifetime killers</li> <li>• P+</li> <li>• GaAs PIN</li> </ul>

Logic Supply (LV)  
 Offline (HV)

Portables (LV)  
 Offline (HV)


# Rectifier Materials



High temp,  
speed niche

Too expensive,  
needs new pkg  
for high temp

# Power Devices of New Materials



## Preferred Diode Material (ignoring cost)




# New Materials for Rectifiers & Switches

		Primary	Secondary	Driver
Improvement	Breakthrough	<p><u>GaAs:</u> Dielectric Wafer size, quality, defects</p> <p><u>SiC:</u> Novel structures Niche application Packaging</p>	<p><u>SiC:</u> Fab</p>	speed & temperature
		<p><u>GaAs:</u> VFET scaling up vs. Si UMOS Packaging, VPE vs MOCVD 1 supplier exists</p> <p><u>SiC:</u> Wafer quality &amp; size (<math>\mu</math>pipes) Process optimization/fab</p>	<p><u>GaAs:</u> 2" vpe 10 <math>\mu</math>m epi \$250, 50 <math>\mu</math>m \$350, 4" 5 <math>\mu</math>m \$1 100 MOCVD</p> <p><u>SiC:</u> Numerical modeling Less vendors than GaAs</p>	Material supply

## Innovation Needed

# Preferred Switch Material (ignoring cost)



# Package Improvements

Primary

Secondary

Driver

Breakthrough

Improvement

<p>Zero resistance and inductance Wafer level encapsulation Better TCE matching Chip on board, bump tech</p>	<p>Higher Tg plastics Robust die attach, better cycling Improved dicing technology</p>
<p>Reduce pkg / chip footprint Multiwire configurations for pwr Exposed heatsink design SMP Better voltage isolation</p>	<p>High reliability wire bonding Improved mold lock compounds High purity low stress compnds</p>

Surface mount,  
automotive

Surface mount

*Innovation Needed*



# Power Semiconductor Technology Roadmap Workshop

## Schedule for High Voltage and Power IC Session

- 1:30 Introduction to Workshops
- 1:45 High Voltage and Power IC Session Begins
- 1:45-1:50 Introduction - Ayman Shibib, Session Chair
- 1:50-1:55 Terishima - Junction Isolation
- 1:55-2:00 Fujishima - Self Isolation
- 2:00-2:05 Nakagawa- Silicon-on-Insulator (SOI)
- 2:05-2:10 Korec - Future Technologies
- 2:10-2:15 Morelli - System Integration
  
- 2:15-3:30 Group Discussion
  
- 3:30-3:45 Summary
  
- 3:45-4:15 Break
  
- 4:15-5:15 Workshop Presentations

# ISPDS'96 WORKSHOP

## HIGH VOLTAGE & POWER IC's

Moderator: Ayman Shibib, Lucent Technologies - Bell Laboratories

### INDUSTRY

Allegro  
AMKOR Electronics  
BCO Technologies  
Boeing  
C.P. Clare  
Cherry  
Daewood Electronics  
Daimler - Benz  
EPISIL Technologies  
Ford  
Hitachi  
LAAS-CNRS  
Lucent Technologies (Formerly AT&T Microelectronics)  
Micrel  
Mitsubishi  
Motorola  
National Semiconductors  
NTT  
Oki  
Philips Research  
Power Integration  
Rockwell  
SGS - Thomson  
Siemens  
Siliconix  
Supertex  
Texas Instrument  
Toshiba  
Unitrode

### UNIVERSITIES

Stanford University

University of Toronto

FHG - IMS

Hong Kong University of S & T  
Swiss Fed Inst Integrated Systems Lab  
University of Liverpool

University of New South Wales

Registered Session Participants.

M.A. Shibib  
2

# J1 HVIC

Vertical + Ctrl logic  
Lateral + " "

J1 is the dominant technology in  
High Voltage & Power ICs.

## PROCESS

60V 1 $\mu$ m logic Proc. Comp  $\uparrow$  Cost  $\uparrow$

600V 2-3 $\mu$ m

## MATERIAL

1996

Resurf  $\rightarrow$

2000

Resistive overcoat

organic insulator

# SELF ISOLATION

- SINGLE RESURF

- DOUBLE RESURF Improves (R<sub>EXA</sub>) vs BV

TRADE-OFF

## ISSUES

Accuracy of Dose/Diff

Complexity of Process (more masks)

3 dim design

Multiple Epitaxy

Contact / Metal

# SOI Technology

TREND: 500V → 60V

High Temp Applications

HV UPS / DC-AC SOLAR CELLS

LV Auto (ABS, Airbag, ECU) 85 mΩ cm<sup>2</sup>

Obstacles: Wafer Cost  
LIGBT  
HV Interconnect  
Reliability

Solutions: Simple device  
Smaller output device  
- No Buried Layers  
60 LDMOS on SOI v 85 mΩ cm<sup>2</sup>  
- Trench Gate

Future

> 2000V MUST USE  
SIPOS @ BOX  
> 10 A  
200°C

M.A. Skibib

# Future Technologies

## Power Module Features

Volume/Weight ↓

200C

High Reliability

Costs ↓ ⇒ More Import.

## Electronics in Autos (Content)

14% → 25% in auto

8% → 17% popular cars

Largest Vol = 200°C

Niche ≥ 800°C

Integration ⇒ smart discreties

## - High Temp Growth - Auto

SOI 18%

WBS

55%

(SiC)

} Growth  
Rate

- Chip/Pkg/Subst. integration

- Known good die, homogeneity, cost

# HIGH VOLTAGE AND POWER ICs Technology Trends

## Substrate

- Standard
- Epi
- SOI

## Process

- Bipolar
- DMOS
- CMOS
- BiCMOS
- Measure of Process Complexity vs. Cost

## Device Structure

- Vertical
- Quasi-vertical
- Lateral

## Compare PIC Technologies vs. VLSI

- Design Rules
- Multi-level Metals
- Special Processing Requirements

## Status of Silicon Alternatives

## CAD Tools/Requirements

## Hybrids vs. Monolithic

- Where is the boundary?
- Moving toward more integration?

## Power Packaging

- Current Status
- Techniques borrowed from non PIC?
- Future power handling?
- Future pin counts

## Reliability of PICs

- What improvements needed
- Is evolutionary improvement

# HIGH VOLTAGE AND POWER IC s

What is the Technology Driver for High Voltage and Power IC s ?

- MAINLY: - Primarily
- Cost
    - System cost reduction - For chip makers working with particular customer
    - Chip cost - For catalog or mechanical relay replacement
  - Size Reduction (System Integration)

secondary

- Reliability

- Market Application

important factor in determining importance of cost driver -

M.A. Shih, b



# HIGH VOLTAGE AND POWER ICs

## Intelligent PICs (SMART POWER)

WORLD MARKET SIZE (~~in \$Millions~~) in \$Millions.

	<u>1995</u>	<u>2000</u>	<u>2005</u>
Automotive	300	highest % Computer	
Computer	250	2nd highest → Automotive	
Telecom	150		
Industrial	150		No estimate of size
Consumer	100		
Military	50		

TOTAL

All ↑

computer

Above underestimated

Computer segment (for 95)

~~Multi-media~~  
(Displays)

Important areas

- Multi-media
- Displays (Drivers)

# HIGH VOLTAGE AND POWER ICs

## INTEGRATION ROADMAP

### General Comments:

- Integration is important only if it represents a significant contribution/cost reduction to the customer, otherwise it is not necessarily a strong driver of technology -
- ( PERFORMANCE )  
**INTEGRATION**

VOLTAGE	Next 5 Years 2000	Next 10 Years 2005	Next 15 Years 2010
< 20	$\mu P$ NOW		
< 60		Add $\mu P$ (?) OR MULTICMP	
< 200		No $\mu P$ ON CHIP	
< 400		IT IS DIFFICULT TO INTEGRATE $\mu P$ FOR THESE ? TECHNOLOGIES -	
< 1000			

# HIGH VOLTAGE AND POWER ICs

## ROADMAP

### General Comments:

Application areas of High Voltage & Power ICs by voltage range is the best way to consider trends and projections for each area.

## APPLICATIONS

VOLTAGE	Next 5 Years 2000	Next 10 Years 2005	Next 15 Years 2010
< 20	BATTERY CHG COMPUTER MOTOR CONTROL		
< 60	POWER MANAGEMENT AUTOMOTIVE		
< 200	AEROSPACE TELECOM DISPLAYS		
< 400	LAMP BALLAST		
< 1000	INDUSTRIAL		

# HIGH VOLTAGE AND POWER ICs

## ROADMAP

General Comments:

COST TRACK <sup>Started:</sup> 10X; 3X INITIAL COST?  
 CURRENT ~ 5X  
 FUTURE ~ 3X

- BIPOLAR TECHNOLOGIES BENEFIT OF SIZE SHRINK  
 BY USING SOI (Some by 2.5X).  
**SUBSTRATE ISOLATION**

VOLT	Next 5 Years 2000	Next 10 Years 2005	Next 15 Years 2010
< 20	J I		} SOI w/ INTEGRATION: IMPORTANT IN CASE OF SYSTEM INTEGRATION
< 60	J I	SOI? (TEMP)	
< 200	J I	HIGH TEMPERATURE	
< 700	D I		} SOI w/ DIAMETER INCR.
< 1000	D I		

LOWER COST

SOI will replace  
Dielectric Isolation  
for > 5 inch diameter

M.A. Shihib  
12

# HIGH VOLTAGE AND POWER ICs

## Existing Power Technologies

	<u>NOW</u>	<u>FUTURE</u>
- Junction Isolated Power IC s	5 um Bipolar 1.2-1.5 um BiCMOS	.8 → .5
- Self Isolated Power IC s	3 um CMOS	WILL FOLLOW CMOS PROGRESS
- DI Power IC s	3 um BiCMOS	WITH FEW YEARS LAG -
- SOI Analog/Power IC s	1-3 um	

# HIGH VOLTAGE AND POWER ICs

## PROCESS ROADMAP

### General Comments:

- BIPOLAR TECHNOLOGY → NICHE APPLICATIONS
- CMOS & BICMOS AS MAINSTREAM -
- COMPLEX TECHNOLOGY DEPENDS ON LEVEL OF INTEGRATION NEEDED

BIPOLAR  
 CMOS  
 BICMOS  
 \* PROCESS (COMPLEXITY)

	Next 5 Years 2000	Next 10 Years 2005	Next 15 Years 2010
< 20	NEEDS ARE DEPENDENT UPON ADDITIONAL INTEGRATION (μP)		
< 60			
< 200			
< 700	INTEGRATION VS. MULTICHIP		
≲ 1000			

# HIGH VOLTAGE AND POWER ICs METALIZATION & WAFER DIAMETER ROADMAP

General Comments:

## METALS

- NEW METAL COMPOSITION NEEDED? (DIFFERENT THAN VLSI)  
NEED PR/ETCH EQUIP FOR METAL
  - DESIGN RULES
  - METALS
- FOLLOW CMOS' ← WAFER DIAMETER

	Next 5 Years 2000	Next 10 Years 2005	Next 15 Years 2010
< 20			
< 60	3 $\mu$ m <u>THICK</u> TOP METAL COMPOSITION?		
< 200	} 2 $\mu$ m	3 LEVELS OF METAL 3 $\mu$ m	
< 700			
< 1000			(THICKER) METAL

3-7  $\mu$ m THICK

M.A. Shibib  
15

- DIFFICULTY IN PHOTORESIST
- DIFFICULTY IN ETCHING

# HIGH VOLTAGE AND POWER ICs

## DEVICE TYPE ROADMAP

General Comments:

- VERTICAL HAS BEEN PREDOMINANT
- LATERAL DEVICES CAN PROVIDE VERY LOW ON-RESISTANCE & CURRENT HANDLING CAPABILITY IF MULTI-LEVEL THICK METAL IS USED.

### DEVICE TYPE

	Next 5 Years 2000	Next 10 Years 2005	Next 15 Years 2010
< 20			
< 60			
< 100			
< 700	VERTICAL	LATERAL CURRENT IMPROVEMENT	
< 1000			

M. A. SHIBIB



# HIGH VOLTAGE AND POWER ICs

## POWER PACKAGING ROADMAP

General Comments:

- CURRENT PACKAGES ARE ADEQUATE.
- WOULD LIKE TO SEE:
  - 1- LOWER THERMAL RESISTANCE
  - 2- LOWER DC & AC PARASITICS.
- BARE CHIP IS ULTIMATE PACKAGE FOR POWER ICs (REDUCED COST).

### PACKAGING

	Next 5 Years 2000	Next 10 Years 2005	Next 15 Years 2010
TECHNIQUES FROM NON-PIC	FLIP-CHIP DEVELOPED	FLIP CHIP (BARE DIE)	
FUTURE POWER HANDLING	- DC RESISTANCE - IMPROVED THERM PERFORM ON SURF.MT.		
FUTURE PIN COUNTS		OK w/ BARE DIE	

CURRENTLY : 600 - V FLIP-CHIP ICs ~~is~~ IN HIGH RELIABILITY SYSTEMS ARE AVAILABLE

# HIGH VOLTAGE AND POWER ICs

## CAD, RELIABILITY & Silicon ALTERNATIVES: ROADMAP

### General Comments:

- CAD : NEED 3-D Device Simulation <sup>(NOW)</sup> ~~VERY~~
  - SPICE-TYPE MODELS ADEQUATE
  - WOULD LIKE TO SEE PROCESS-INDUCED DAMAGE IN SIMULATORS.
- RELIABILITY: HV & PICs community need to learn more about hot carriers effect as sizes ~~to~~ shrink from CMOS-VLSI
- Silicon Alternatives: SILICON WILL BE MAINSTREAM FOR NEXT 10 YRS

	Next 5 Years 2000	Next 10 Years 2005	Next 15 Years 2010
CAD	OK } 3 D COMPONENT IMPROVED CIRCUIT? THERMAL	NEED } MIXED SIGNALS	
RELIABILITY		HOT CARRIER EFFECTS	
Si ALTR.	Si OK	NICHE for ALTER.	

- GaAs & SiC - Will appear in discrete devices first - will be Niche
- M.A. Shihab - 18

**SIEMENS**

## Workshop

# High Power Devices and Power Modules

---

Maui, Hawaii

by  
L. Lorenz

## Invited Speakers

Mr. Robb	Motorola
Mr. Jaecklin	ABB
Mr. Ohashi	Toshiba
Mr. Kobayashi	Hitachi
Mr. Shigekane	Fuji
Mr. Takata	Mitsubishi


## Working Group

## Presentation: Roadmap




# High Power Device


## Thyristor Roadmap



670 Roadmap



# MOS - Controlled Device Roadmap



1995                      2000                      2005                      2010

Year

Dieole Roadmap

Year	1995	2000	2005	2010
Max V <sub>Dr</sub> d/dt	5.1 6kV	5.6 3.5kV	5.6 2.2kV	
	2MVA/μsec (4.5kV)	5MVA/μsec	20MVA/μsec	

Schroffberg

Road Map

<p>GaN Biode</p> <p>200V</p>	<p>P-i-N Schroffberg</p>			
<p>PET</p> <p>200V</p>	<p>10-500MHz DeDi divenico</p>			
<p>Sic diode</p> <p>600-900</p>				
<p>FET</p> <p>200-1500V</p>	<p>COOT</p>			
<p>220</p> <p>99 1GBT</p>				
<p>275</p> <p>SI FET</p>				

1995                      2000                      2005                      2010

YEAR