E	SD- Testing: HBM to very fast TLP
	Horst A. Gieser Fraunhofer Institute for Reliability and Microintegration (IZM)
ESREF04_T05_C	Dept. ATIS – Analysis and Test of Integrated Systems Hansastr. 27d, 80686 Munich, GERMANY Horst.Gieser@izm-m.fraunhofer.de, +49(89)54759-520
© Dr. Hors ATIS Analy of Integrate	t A. Gleser 05.10.2004 rsis & Test d Systems
	Fraunhofer Institut Zuverlässigkeit und Mikrointegration Institutsteil München

	Motivation		
Closing desig	ns windows and exploc	ling costs for masks	
and processin	ig require an a-priori ur	nderstanding of the	
Interaction	between the IC and the	e source of ESD stress	
<ul> <li>ESD stress models trying to simulate the "Real World" to catch designs</li> </ul>		atch week	
<ul> <li>Implementa for today's</li> </ul>	ation and limitations in IC qualification tests	ESD testers	
• Tools for cl during the	naracterization and par development of technol	ameter extraction logy and cell library	
• Pitfalls, wo	rk arounds, and p	erspectives.	$\wedge$
© Dr. Horst A. Gieser 05.10.2004			
ATIS Analysis & Test of Integrated Systems		ESREF04 Tut	orial 05 ESD : 2































































Sun	nmary of Arc-free Method for	CDM-Tester Characterization
•	Establish repeatable contact.	
•	Measure DC-resistance (4 point or 2	point + correction)
•	Employ well-known repeatable impuls metrology chain (displayed =? mea	ses to characterize impulse response o <b>asured )</b>
•	Employ well-known repeatable impuls CDM-test system including the cur	ses to characterize impulse response o <b>rent transducer</b>
• ESR	Carry out discharge experiments only for arc-discharges.	to verify electrical contact performance
=F04 T05 Gi	Technically well-acknowledged by sta Association.	andardization committee of ESD-
© Dr. He	orst A. Gieser 05.10.2004	
ATIS An of Integr	nalysis & Test rated Systems	ESREF04 Tutorial 05 ESD: 34
	Fraunhofer <sub>Institut</sub> Zuverlässigkeit und Mikrointegration Institutsteil München	Gieser 2003















































































	Summary	(2)
TLP well-es trouble show	stablished as a charact	erization tool during development and
<ul> <li>ESD Associate address the</li> </ul>	iation develops standa e HBM/MM domain.	rd test method for 100 ns TLP to
<ul> <li>vf-TLP (Gie</li> </ul>	ser ESD96) accepted t	to address the CDM-domain
<ul> <li>TLP source</li> </ul>	s pulses for BLI, EMM	I and cc-TLP studies
• Both 50 Ω a	and 500 $\Omega$ have their fig	eld of application
• When will a with more o	combination of TLP te r less reproducible RL	ests replace today's qualification tests C discharge waveforms ?
® Dr. Horst A. Gieser 05 10 2004	1	$\bigwedge$
ATIS Analysis & Test of Integrated Systems	1704	ESREF04 Tutorial 05 ESD : 74

Acknowledge	ments
Cordial Thanks	
<ul> <li>to my management and my team, in particular to: Henry Wolf, ESD Senio</li> </ul>	r Scientist
<ul> <li>to the members of the standardization g ESD Association.</li> </ul>	roup for Device Testing of the
• to our project partners from industry and	l academia.
• to the German Federal Ministery for Edu and the European Community for fundir	ucation and Research lg.
CDF: Horst A. Gieser 05.10.2004 ATIS Analysis & Test of Integrated Systems	ESREF04 Tutorial 05 ESD : 75
Fraunhofer Institut Zuverlässigkeit und Mikrointegration Institutsteil München	

		Bibliograph	/ (1)
	•	P. Jacob, "Electrostatical Discharge (ESD-) Related Im Their Effects on Reliability And Field Return Failures", R	pacts Directly to Device Surfaces by Processing and Proc of 8. ESD-Forum, Munich, 2003, pp. 131ff.
	•	H. Gieser "Test Methods", Chapter 3 of A. Ameraseker Wiley, 2002	a, C. Duvvury, "ESD in Silicon Devices" 2nd Edition,
	•	C. Duvvury, et al, "Gate Oxide Failures Due to Anoma EOS/ESD-Symposium EOS-25, 2004.	lous Stress from HBM ESD Testers", Proc. of the
	•	H. Kunz, et al. "The Effect of High Pin-Count ESD Test of the EOS/ESD-Symposium EOS-25, 2004.	er Parasitics on Transiently Triggered ESD Clamps" Proc
	•	R.A. Ashton, et al.,"Voltages Before and After HBM Str Supply Clamps", Proc. of the EOS/ESD-Symposium EO	ess and Their Effect on Dynamically Triggered Power 0S-25, 2004.
• ESF	•	T. Brodbeck, "HBM ESD Test von elektronischen Baue pp. 77-85, 2001.	lementen mit hoher Anschlusszahl", Proc. 7. ESD-Forum
	•	J. Reiner, "Latent Gate Oxide Defects Caused by CDM 311-321.	ESD", Proc. of the 17 <sup>th</sup> EOS/ESD-Symposium, 1995, pp.
EF04_T	•	J. Reiner, "Impact of ESD-induced soft drain junction da 2000.	amage on CMOS product lifetime", Proc. of 11th ESREF,
ro5_Gie	•	C.Russ, et al. "ESD Protection Elements During HBM S Results", Proc. of the EOS/ESD-Symposium EOS-16, "	tress Tests – Further Numerical and Experimental 994, pp.96-105
ser.ppt <u>©</u>	• r. Hor	H. A. Gieser, et al. "Traceable Method for the Arc-free Pulse Metrology Chains", Proc. of the 25 <sup>th</sup> EOS/ESD-S st A. Gieser 05 10,2004	Characterization and Modeling of CDM- Testers and ymposium,2003, pp. 328-337.
ATIS of In	S Ana tegra	lysis & Test Led Systems	ESREF04 Tutorial 05 ESD : 76
0.111	logia	IZM Fraunhofer Institut Zuverlässigkeit und Mikrointegration	ESKEFU4 TULUIAI US ESD . 70



Bibl	ography (3)
For free download of ESD-related test stand	ds:
ESD-Association's ANSI Standard Test	ethods www.esda.org
(HBM, MM, CDM, SDM, TLP, Glossary	Terms)
(HBM, MM, FCDM)	
<ul> <li>Automotive Electronics Council (AEC): / (HBM, MM, FCDM)</li> </ul>	C-Q100 Rev F www.aeconcil.com
_	
F04	
705 0	
Sesen	Λ
© Dr. Horst A. Gieser 05.10.2004	/ \
ATIS Analysis & Test of Integrated Systems	ESREF04 Tutorial 05 ESD : 78
Fraunhofer Institut	
Zuverläss	keit und
Mikrointe	100