

ESD- Testing: HBM to very fast TLP

Horst A. Gieser

Fraunhofer Institute for Reliability and Microintegration (IZM)

Dept. ATIS – Analysis and Test of Integrated Systems

Hansaстр. 27d, 80686 Munich, GERMANY

Horst.Gieser@izm-m.fraunhofer.de, +49(89)54759-520



Motivation

Closing designs windows and exploding costs for masks
and processing require an a-priori understanding of the

- Interaction between the IC and the source of ESD stress
- ESD stress models trying to simulate the “Real World” to catch weak designs
- Implementation and limitations in ESD testers
for today’s IC qualification tests
- Tools for characterization and parameter extraction
during the development of technology and cell library
- Pitfalls, work arounds, and perspectives.



Outline

- ESD-related Failure Mechanisms and Reliability
- ESD Stress Test Methods and Phenomena
 - Human Body Model (HBM)
 - Machine Model (MM)
 - System Level HBM (IEC HBM)
 - Charged Device Model (CDM)
 - Socket Discharge Model (SDM)
 - ESD From Outside-To-Surface ESDFOS
- Pulsed Characterization Methods
 - Transmission Line Pulsing TLP
 - Very Fast vf-TLP
- Summary



ESD-Damage in Integrated Circuits

How to detect a failure or weakness in an integrated circuit ?

Electrical signature in parametric and functional tests

Reduced Life Time ?

Data Sheet
Specification

Latent
Damage

Degraded
Parameters

Functional
Failure

- Qualification Tests look for Data Sheet only
- Engineering should go beyond !


- Increased Leakage
- Increased Iddq
- Threshold Voltage
- Timing
- RF & Noise

- Short
- Open
- Stuck-at







Failure Mechanisms in Integrated Circuits



Interconnect
Burn-Out



Molten
Silicon



Breakdown
of gate oxide in
transistor


Electrical: Open

Short

Leakage nA - μ A
Reduced Reliability...

ESD Stress: Human Body Model & Machine Model



Just Models !!




Always two pins involved !

HBM acts as current source


MM = Japan driven Worst Case HBM
more sensitive to parasitics of tester and fixture




RLC Discharge Currents HBM, MM



Characterization of HBM-Tester



HBM-Correlation ggNMOS




- Influence of test board cap. C_B :
- Slows initial front rise of voltage
 - Inhomogeneous triggering of multi finger gg NMOS
 - Critical power peak for low failure threshold

© Dr. Horst A. Gieser 05.10.2004


ATIS Analysis & Test
of Integrated Systems

Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

DECREASING dV/dt



HBM Correlation: Interaction



- Cannot be covered in a standard !


© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems


Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 10


High Pincount Correlation Issue



Voltage Across Active Clamp 0.13 μm



Voltage Across Active Clamp 0.13 µm



ATIS Analysis & Test
of Integrated Systems




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 13

R.A. Ashton EOS2004
©ESD Association

2 kV Real World HBM Discharge



- Voltage across a Zener diode before and during a real world HBM discharge

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 14



R.A. Ashton EOS2004
©ESD Association

Correlation Issues (2)

- EOS-like trailing voltage pulse during HBM stress does not turn-on protection causing 6.5 nm GOX degradation and failure of fail-safe inputs

ESREF04_T05_Gieser.ppt

© Dr. Horst A. Gieser 05.10.2004



•Logarithmic Time Scale !

→ If in any doubt, measure voltage during HBM-test !



ATIS Analysis & Test
of Integrated Systems



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 15

Duvvury et al. EOS2004
Meuse et al. EOS2004
©ESD Association

ESREF04_T05_Gieser.ppt

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 16





Three Test Fixture Boards

- TFB-1: All IO-Pins
- TFB-2: All VSS- and VDD-Pins + 1st Group of IO
- TFB-3: All VSS- and VDD-Pins + all other Groups of IO
- Reduction between 5% ...30 %
- High effort for product specific test boards




Ganging Method

- Electrically on-chip connected VSS and VDD pins are connected with the tester terminal via a single trace
(Better multiple traces for the ground terminal B)
- Minimum difference to spec
- Pin count reduction between 5% ...30 %
- Test fixture board product specific



Rotational Method

- $4 \times n$ DUT Pins are matched to n tester channels, if in every quarter at least one of each pin types is located.



- Universal TFB
- Pin count reduction by 75 %
- Complex programming
- Sub-Group tests
- Socket index may not allow rotation

ESREF04_T05_Gieser.ppt

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems



Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 19


Brodbeck ESD Forum 01

Split-IO Method


- High reduction of pin count
- May be combined with ganging
- Easy programming
- Minimum of two product specific boards
- IO-Test in only sub groups (Different results possible, if discharge path does not follow protection scheme !)



All supply pins
+ 1st group of IO



All supply pins
+ 2nd group of IO



If necessary
All supply pins
+ 3rd group of IO

ESREF04_T05_Gieser.ppt


© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems

Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 20

System Level HBM (IEC)



System Level IEC HBM:

Person touching system interface directly connected to an IC with **handheld metal tool** ($R \approx 0 \Omega$; $C_{\text{local}} + C_{\text{IEC}} \approx 0 \text{ pF}$).

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems


Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 21

System Level Issues for ICs

- Tendency: IC pins directly connected to high speed system interfaces (USB2.0, antenna,...)
- Cost, form factor, and performance
- More frequently:
Cable discharges

ESREF04_T05_Gieser.ppt



→ Extra cost for ICs and potentially unrealistic requirements !

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems

Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 22

System Level ESD-Generators

ESREF04_T05_Gieser.ppt

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München



ESREF04 Tutorial 05 ESD : 23

ESD- Stress: Charged Device Model CDM


ESREF04_T05_Gieser.ppt

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München




Discharges the device capacitance
via 1 Pin

Automated Fabrication: Gravity Feeder
Pick & Place
Tape & Reel
Lead Trim & Form
Lead Scan
Mark Print
...




ESREF04 Tutorial 05 ESD : 24

Package Influence in the Charged Device Model




Influence of the Package on the CDM Discharge Current



Charged Board Model CBM

- Look at Printed Circuit Boards as super large packages !
- Charged Board Model CBM (e.g. Olney EOS/ESD2003)

RLC Discharge Currents and Failure Signatures



Reliability Issues after CDM

60 CDM pre-stressed inputs				50 unstressed reference inputs		
Pins	Fail	Stress Test	Fail	Pins	Stress Test	Fail
20	0	Dyn. LT 100h	3	13	Dyn. LT 100h	0
19	10	Static LT 3h	4	18	Static LT 3h	0
6	0	V-Ramp to 14V	6	16	V-Ramp to 16V	0
15	0	HBM < 50 V	15	3	HBM > 1300V	1

Electrical and Physical Failure Signatures:

$I_{leak} \ll 10 \mu A$, Gateoxide damage input inverter	$I_{leak} > 10 \mu A$; Junction burnout protection element
--	--

ESREF04_T05_Gieser.ppt

Gate oxide damage after CDM,
but also HC injection, and for metal melting

Gieser, Reiner et al ESREF1993

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 29

Gieser93, Reiner95

Reiner00, Sherry03




Gate Oxide Damage after CDM


< 500 V CDM



< 50 V HBM
or other Pulse



Polycrystalline, low-ohmic damage



ESREF04_T05_Gieser.ppt

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems

Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München


ESREF04 Tutorial 05 ESD : 30

J. Reiner EOS95

H. Gieser et. al. ESREF93



Charged Device Model CDM Today



- CDM Testers and test standards available
- Discharge current waveforms to calibrate CDM-testers together with metrology chain
- Open Issues:
 - Repeatability
 - Correlation
 - Circuit Model





ATIS Analysis & Test
of Integrated Systems

Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 31

Field Induced CDM




ATIS Analysis & Test
of Integrated Systems

Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 32

Reproducibility of CDM Arc Discharge



- May improve for virgin pogo pin and controlled atmosphere !
- Do not immerse pogo pin into solvent.

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 33

Summary of Arc-free Method for CDM-Tester Characterization

- Establish repeatable contact.
- Measure DC-resistance (4 point or 2 point + correction)
- Employ well-known repeatable impulses to characterize impulse response of **metrology chain (displayed =? measured)**
- Employ well-known repeatable impulses to characterize impulse response of **CDM-test system including the current transducer**
- Carry out discharge experiments only to verify electrical contact performance for arc-discharges.
- Technically well-acknowledged by standardization committee of ESD-Association.

ESREF04_T05_Gieser.ppt

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München


ESREF04 Tutorial 05 ESD : 34

Gieser 2003


CDM Metrology Characterization: DC & Transmission



CDM Tester Characterization: Transmission





CDM Tester Model for Simulation



Effective Parameters of the Studied CDM-Tester

Equivalent circuit of CDM tester with GP A0 $R_m = 0.91 \Omega$ for height $d_0 = 4.1$ mm and $d_1 = 8.9$ mm (**) over the ground plane:

Element	Effective Value	Element	Eff.Value
L_{POGO}	3.5 nH	R_{POGO}	0.3 Ω
$R_{GNDPLANE}$	9.05 Ω (17.05 Ω)	R_{TESTER}	2 Ω
$C_{GNDPLANE}$	25 pF (20 pF)	L_{TESTER}	2.2 μH




CDM Status & Trends

- CDM acknowledged to reproduce field failures that cannot be reproduced by HBM
- Automotive specification AEC-Q100 Rev F2 www.aecouncil.com requires CDM qualification, other customers to follow.
- Reproducibility and standardization suffer still from metrology issues and the variations of the arc (spark) in air.
- Arc-free method for the characterization of the CDM-metrology and the CDM-tester proposed




Socket Discharge Model SDM



Characteristics of SDM

13 pins shorted together and discharge via 1 pin



32 pin TFB

256 pin TFB

512 pin TFB

- Depends strongly on interaction between DUT and tester
- In most cases CDM signature with more damage at lower failure thresholds
- Some companies use SDM for fast screening and CDM for detail work

© Dr. Horst A. Giese 05.10.2004

ATIS Analysis & Test
of Integrated Systems




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 41

Chaine98

Charged Board Model CBM



ESREF04_T05_Giese.ppt

© Dr. Horst A. Giese 05.10.2004

ATIS Analysis & Test
of Integrated Systems





Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 42

Olney et al. EOS2003

ESD Stress: ESD From Outside-To-Surface ESDFOS

ESREF04_TOS_Gieser.ppt



- Direct discharge to top level metal through passivation layer leading to M2/M1-short
- Cannot be reproduced by any standard stress test !!

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 43

P. Jacob 2003



Stress Test HBM, MM, CDM, SDM, IEC-HBM, ++

- Combination of methods should reproduce the various failure signatures in production and field to identify possible ESD weakness
- Should be repeatable and reproducible
- Must comply to a test standard for comparability
- Typically used for product qualification
- Should be highly efficient in test time
- Yield only failure thresholds: pre-charge voltage
- Complex current waveforms
- Not all failure mechanisms covered yet by standardized stress tests !!

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 44



Outline

- ESD-related Failure Mechanisms
- ESD Stress Test Methods
- Pulsed Characterization Methods
 - Introduction
 - Transmission Line Pulsing TLP
 - Very Fast TLP vf-TLP
 - Applications:
 - Turn-on
 - Gate Oxide Breakdown
 - Backside Laser Interferometry
 - Capacitively Coupled TLP cc-TLP
- Summary

ESREF04_T05_Gieser.ppt

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 45



ESD Protection and Failure Mechanisms



ESREF04_T05_Gieser.ppt

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems

Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 46




ESD can force each of the three paths into conduction and fail !


- Turn-on: voltage, dV/dt, duration
- Failure: voltage, current, duration

To know: Characterize the protection structures and the elements to be protected in the relevant domain!

Design Window for Snapback Protection (ggNMOS)



Transmission Line Pulses TLP, vf TLP for Pulsed High Current Characterization



Pulsed Characterization TLP, vf-TLP

- Provides quasi-static voltage and current behavior (IV characteristic) in the different ESD domainS ! (DC failure thresholds are to low for ESD!)
 - Identifies the best process split or device design
 - Debugs unexpectedly low failing ICs
 - Extracts parameters for device and circuit simulation
 - Should comply to standard for comparability
 - Pulse source for further analysis tools
- Ideally,
- reproduces failure signatures
 - correlates with failure threshold of stress test
 - provides transient turn-on characteristics (vf-TLP)




Characterization Method: Transmission Line Pulsing TLP, vf TLP

Wiley2002


LEAKAGE

Other failure criteria may apply
(e.g. RF Noise Figure, S12, S11)



dV/dt Triggering of 1 μm ggNMOS

Ebeam Prober & Pulse Generators



ESREF04_T05_Gieser.ppt

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 51

Kropf, et al ESD-Forum 1993

TLP Systems

- TLP500 Current Source
- TDR TLP50 Time Domain Reflectometer
- TDT Time Domain Transmission
- TDTR Time Domain Transmission Reflectometer



ESREF04_T05_Gieser.ppt

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München


ESREF04 Tutorial 05 ESD : 52

Gieser 2002, Voldman 2003,
Grund 2003

TLP Systems: TLP500 Current Source

Minimize Parasitics !!

Maximal 5 cm to DUT



ESREF04_T05_Giese.ppt

© Dr. Horst A. Giese 05.10.2004

ATIS Analysis & Test
of Integrated Systems

Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

Wiley2002

- Important for snapback devices with high breakdown voltages and low holding voltages !!




ESREF04 Tutorial 05 ESD : 53

Time Domain Reflectometer TLP50

ESREF04_T05_Giese.ppt

© Dr. Horst A. Giese 05.10.2004



RESISTIVE
PICK-OFF
TL2
ATTENUATOR
*) CT
DELAY

I_{Leak}
SMU
Z_{DUT}(t) *I(t) V(t)
DUT OSCILLOSCOPE

Wiley2002

- Constant impedance from generator to DUT
- Rise time filters may be added





ATIS Analysis & Test
of Integrated Systems

Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 54

Pulse at a Discontinuity




ATIS Analysis & Test
of Integrated Systems

Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München



Principle of the Very Fast TLP

Snapshot: Transmission Line with Impedance Z_0




ATIS Analysis & Test
of Integrated Systems

Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 56

Separated versus Overlayed Pulses


- Overlapping technique for longer pulse (e.g. 100 ns) duration only
- Requires very flat pulse roof, additional current probe, and oscilloscope channel



Controlled Impedance for vf-TLP


Delay Line TL3 with

RF-Coplanar Probe
e.g.: Cascade ACP40



5 Step Calibration of the vf-TLP: Step 1

- Calibrate for length of TL3 including test fixture
- Measure time delay between half height of the rising edges of the initial and the reflected pulse for short or open.
- Time delay used by algorithm for shifting the reflected pulse left over the incident.
- Direct influence on measured transient !



© Dr. Horst A. Giese 05.10.2004


ATIS Analysis & Test
of Integrated Systems



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 59

5 Step Calibration of the vf-TLP: Step 2, 3 and 4



© Dr. Horst A. Giese 05.10.2004


ATIS Analysis & Test
of Integrated Systems



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 60

5 Step Calibration of the vf-TLP: Step 5




- Absolute DUT voltage: Zener breakdown voltage
- Known Voltage + Resistive Load R = 5 Ω: Absolute DUT Current
- NO TRANSIENT DATA !
- Optional for TLP500 Systems

ATIS Analysis & Test
of Integrated Systems

Fraunhofer
IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

Courtesy of BEI

ESREF04 Tutorial 05 ESD : 61



- ### Further Issues
- Variable contact resistance for low-ohmic structures
 - Kelvin Probes (Grund 2003)
 - Best time resolution of sampling single shot oscilloscope 50 ps/pt
 - Losses and dispersion deteriorate rising edge on long cables.
 - Overlay uncertainty limits timing accuracy



ESREF04 Tutorial 05 ESD : 62

Applications of the vf-TLP

- Addresses the CDM-domain well for two terminal structures
Turn on of protection elements and breakdown of gate oxides
- Helps in CDM troubleshooting of ICs
- Reference for the calibration of device simulators
- Drives DUTs for analysis by Backside Laser Interferometry and Emmission Microscopy
- Drives Capacitively Coupled-TLP (cc-TLP) setup to apply CDM-like single pin stress


ESREF04_T05_Gieser.ppt

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test of Integrated Systems




Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München



ESREF04 Tutorial 05 ESD : 63

vf TLP: Gate Oxide Breakdown



© Dr. Horst A. Gieser 05.10.2004


ATIS Analysis & Test of Integrated Systems



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 64

vf TLP: Turn-on of gg NMOS




ATIS Analysis & Test
of Integrated Systems



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

Shooting CDM Trouble of Input




ATIS Analysis & Test
of Integrated Systems




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

Backside Laser Interferometer (BLI)



BLI: Temperature & Free Carrier Density



- Method applied to deep sub micron technologies, too.

© Dr. Horst A. Giese 05.10.2004

ATIS Analysis & Test of Integrated Systems


Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 68

Blaho et al. IRPS2003

Do NOT expect Correlation between vf-TLP and CDM for ICs, but Valuable for 2Pin-Structures !!

Charged Device Model CDM 1 Pin



- Different current paths result in different failure thresholds


© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems

Fraunhofer



Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München




ESREF04 Tutorial 05 ESD : 69

Gieser 1998

Capacitively Coupled TLP (cc-TLP)

Wiley2002



- Arc-free single pin stress
- Square pulses from vf-TLP injected into Cb across DUT generate CDM like voltage across GOX

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems

Fraunhofer




Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München



ESREF04 Tutorial 05 ESD : 70

Wolf et.al. EOS2003, Gieser US Pat. 6512362

Correlation of Withstand Currents




ESREF04_T05_Gieser.ppt

ATIS Analysis & Test
of Integrated Systems

Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

© Dr. Horst A. Gieser 05.10.2004




- Good correlation for simple CDM-relevant IO-circuits on package emulator

ESREF04 Tutorial 05 ESD : 71

Wolf et.al. EOS2003, Gieser US Pat. 6512362

Comparison CDM cc-TLP




ESREF04_T05_Gieser.ppt

ATIS Analysis & Test
of Integrated Systems

Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

© Dr. Horst A. Gieser 05.10.2004



- Wider pulses explain lower threshold
- Correlation in physical failure signature

ESREF04 Tutorial 05 ESD : 72

Wolf et.al. EOS2003

Summary (1)

- HBM – μ s pre-pulses and trailing pulses critical for actively clamped circuits.
- HBM – background capacitance relevant for protection efficiency
- MM almost dormant in standardization
- Issues with interpretation of ringing and high pin count devices
- Further growing importance of CDM
- Arc-free characterization method should help to improve correlation
- Charged Board Model emerges for reproduction of failures on board and module level
- ESD-from-Outside-to Surface: A new failure mechanism not reproduced by standard tests
- How far can ICs cope directly with System Level stress ?



Summary (2)

- TLP well-established as a characterization tool during development and trouble shooting
- ESD Association develops standard test method for 100 ns TLP to address the HBM/MM domain.
- vf-TLP (Gieser ESD96) accepted to address the CDM-domain
- TLP sources pulses for BLI, EMMI and cc-TLP studies
- Both 50 Ω and 500 Ω have their field of application
- When will a combination of TLP tests replace today's qualification tests with more or less reproducible RLC discharge waveforms ?



Acknowledgements

Cordial Thanks

- to my management and my team,
in particular to: Henry Wolf, ESD Senior Scientist
- to the members of the standardization group for Device Testing of the
ESD Association.
- to our project partners from industry and academia.
- to the German Federal Ministry for Education and Research
and the European Community for funding.



Bibliography (1)

- P. Jacob, "Electrostatical Discharge (ESD-) Related Impacts Directly to Device Surfaces by Processing and Their Effects on Reliability And Field Return Failures", Proc of 8. ESD-Forum, Munich, 2003, pp. 131ff.
- H. Gieser „Test Methods“, Chapter 3 of A. Amerasekera, C. Duvvury, „ESD in Silicon Devices“ 2nd Edition, Wiley, 2002
- C. Duvvury, et al. „Gate Oxide Failures Due to Anomalous Stress from HBM ESD Testers“, Proc. of the EOS/ESD-Symposium EOS-25, 2004.
- H. Kunz, et al. „The Effect of High Pin-Count ESD Tester Parasitics on Transiently Triggered ESD Clamps“ Proc. of the EOS/ESD-Symposium EOS-25, 2004.
- R.A. Ashton, et al., „Voltages Before and After HBM Stress and Their Effect on Dynamically Triggered Power Supply Clamps“, Proc. of the EOS/ESD-Symposium EOS-25, 2004.
- T. Brodbeck, „HBM ESD Test von elektronischen Bauelementen mit hoher Anschlusszahl“, Proc. 7. ESD-Forum, pp. 77-85, 2001.
- J. Reiner, „Latent Gate Oxide Defects Caused by CDM ESD“, Proc. of the 17th EOS/ESD-Symposium, 1995, pp. 311-321.
- J. Reiner, „Impact of ESD-induced soft drain junction damage on CMOS product lifetime“, Proc. of 11th ESREF, 2000.
- C.Russ, et al. „ESD Protection Elements During HBM Stress Tests – Further Numerical and Experimental Results“, Proc. of the EOS/ESD-Symposium EOS-16, 1994, pp.96-105
- H. A. Gieser, et al. „Traceable Method for the Arc-free Characterization and Modeling of CDM- Testers and Pulse Metrology Chains“, Proc. of the 25th EOS/ESD-Symposium, 2003, pp. 328-337.



Bibliography (2)

- H. Gieser; „SDM in Tutorial Device Level Testing“, in Tutorial of 7th EOS/ESD-Symposium, 1995.
- M. Chainé et al.“Investigation into Socketed CDM (SDM) Tester Parasitics”, Proc. of the EOS/ESD-Symposium EOS-20, 1998.
- A. Olney et al., “Real-World Charged Board Model (CBM) Failures”, Proc. of the 25th EOS/ESD-Symposium,2003, pp. 34 - 43.
- T. Maloney, et al.,“Transmission Line Pulsing Techniques for Circuit Modelling of ESD-Phenomena” Proc. of the EOS/ESD-Symposium EOS-7, 1985, pp.212
- S. Voldman, et al.,“Standardization of the Transmission Line Pulse (TLP) Methodology for Electrostatic Discharge (ESD) ” Proc. of the EOS/ESD-Symposium EOS-22, 2003.
- J. Barth et al., Application Notes on SOLZ TLP Calibration, www.barth-electronics.com
- H. Gieser, et al.,“Very-fast transmission line pulsing of integrated structures and the charged device model“ IEEE CMPT Part C Vol.21, No. 4 , pp. 278, 1998 and EOS-18, 1996.
- Blaho et al.“Internal Behavior of BCD ESD Protection Devices under very fast TLP Stress”, Proc. of the IRPS,2003.
- S. Hyvonen et al. „Combined TLP/RF Testing System for Detection of ESD Failures in RF Circuits“, Proc. of the 25th EOS/ESD-Symposium, 2003, pp. 346-353.
- E. Grund, R. Gauthier, “TLP Systems with combined 50 and 500-Ohm Impedance Probes and Kelvin Probes“, Proc. of the 25th EOS/ESD-Symposium, 2003, pp. 354-363.
- H. Wolf, et al. “Capacitively Coupled Transmission Line Pulsing CC-TLP - A Traceable and Reproducible Stress Method in the CDM-Domain”, Proc. of the 25th EOS/ESD-Symposium, 2003, pp. 338-345.
- S.C.K. Sherry, “Copper Interconnect Microanalysis and Electromigration Reliability Performance due to the impact of  © Dr. Horst A. Gieser 10.10.2004” Proc. of the 24th EOS/ESD-Symposium, 2002, pp. 382-386.

ESREF04_T05_Gieser.ppt

ATIS Analysis & Test
of Integrated Systems



Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 77

Bibliography (3)

For free download of ESD-related test standards:

- ESD-Association's ANSI Standard Test Methods www.esda.org
(HBM, MM, CDM, SDM, TLP, Glossary of Terms)
- JEDEC Test Methods: www.jedec.org
(HBM, MM, FCDM)
- Automotive Electronics Council (AEC): AEC-Q100 Rev F www.aeconcil.com
(HBM, MM, FCDM)

ESREF04_T05_Gieser.ppt

© Dr. Horst A. Gieser 05.10.2004

ATIS Analysis & Test
of Integrated Systems



Fraunhofer IZM
Institut
Zuverlässigkeit und
Mikrointegration
Institutsteil München

ESREF04 Tutorial 05 ESD : 78