50th Electronic Components & Technology Conference

May 21 - 24, 2000 • Caesars Palace

Las Vegas, Nevada

Advance Program









- 8 Half-Day Short Courses CEU Credit Approved
- 2 Full-Day Short Courses CEU Credit Approved
- 38 Technical Program Sessions

- Technology Corner Exhibits
- Plenary Session and New Panel
 Discussion on Emerging Technologies
- 2 Educational Sessions


Sponsored by:







Introduction from the 50th ECTC Program Chairman



The 50th Electronic Components and Technology Conference (ECTC) will be held May 21 - 24, 2000 at Caesars Palace, Las Vegas, Nevada, USA.

ECTC is jointly sponsored by the IEEE Components, Packaging and Manufacturing Technology Society and the Electronic Components, As-

semblies, and Materials Association, the Electronic Components Sector. This international conference brings together the best in components and packaging science, technology and education in an evironment of close cooperation to exchange technical information on the state-of-the-art.

This year there are more than 300 technical presentations organized in 38 Technical Sessions covering a variety of topics from components, RF, connectors, contacts, interconnections, packaging and technology. There are sessions on wafer-level packaging and lead free interconnects. Also, there are six sessions devoted to optical and optoelectronic technologies.

The 50th ECTC will feature a Sunday evening Panel Session on New and Emerging Technologies organized by Dr. Ephraim Suhir and a Monday evening Plenary Session organized by Dr. Rao Tummala.

In addition, 12 Short Courses will be offered for the 50th ECTC. Dr. Al Puttlitz and his committee have brought together industry experts from a wide variety of disciplines to offer state-of-the-art courses such as wireless packaging, optoelectronics, polymers for microelectronics, environmental issues and others. These courses offer the opportunity to get the latest technology update in a condensed format and at the same time to obtain Continuing Education Units (CEUs).

Education for the 21st century will be addressed in two sessions which will highlight currect programs and recommended programs in electronic and packaging from universities worldwide.

Each ECTC attendee will receive a choice of the Proceedings in a CD-ROM or the printed book. Both can be purchased for a nominal fee.

Two Poster Sessions have been expanded with more posters and will offer a unique opportunity for authors and ECTC attendees to interact and discuss specific topics in a more relaxed and detailed manner. To emphasize the importance of this method of technical presentation, ECTC will be recognizing and giving an award for the Best Poster.

The ECTC would not be possible without the support of our sponsors, IEEE CPMT and EIA/ECA, as well as the many corporate participants in the Technology Corner and the Coffee Break and Reception Sponsors.

The Operating and Program Committees and the more than 100 engineers and scientists who contribute their time and energy to make this conference, hope you will find the 50th ECTC to be the premier international meeting for electronic components and packaging technologies.

Please join us to celebrate our 50th year.

Michael B. McShane Motorola

A 50th Celebration

The year 2000 is special for all of us in a myriad of ways. As the new millennium arrives, we each take the time to reflect upon personal and professional accomplishments and highlights of the 20th century. We have a major milestone and accomplishment to celebrate, attained by no other electronics industry conference. In the year 2000, the



Electronic Components & Technology Conference is celebrating its 50th year. We are planning a celebration to recognize those who over the years have contributed to make ECTC what it is today! Come and join us as we reflect upon and recognize our history and just plain celebrate! The leadership and professional contribution of countless many have helped ECTC establish and sustain its reputation as the **Premier Packaging Electronics Conference** in the universe!

Index
ECTC Registration
Transportation
General Information
Technology Corner Exhibits 4
Panel Discussion 4
Plenary Session 5
Luncheons and Receptions 5
Hotel Information 5
Executive & Program Committees 6,7
Conference Overview
Short Courses
Program Sessions 14-25
Corporate Conference Sponsors 26
Registration Information

ITHERM 2000

May 23 - 26, 2000 • Caesars Palace Las Vegas, Nevada Sponsored by: IMAPS, IEEE CPMT, ASME, NIST, K-16

Seventh Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems

Visit the ITHERM website www.itherm.org for information about the conference.

50th ECTC Registration

Advance Registration

To register in advance for the 50th ECTC, your application, and payment check must be received no later than May 5, 2000. Register early save \$100. All applications received after May 5, 2000 will be considered Door Registrations. Those who register in advance may pick up their tickets and proceedings at the ECTC Registration Desk in the Prefunction I Area, 4th Floor Palace Tower at Caesars Palace. Additional Advance Programs are available from:

Jim Bruorton, Publicity Chairman

Phone: (864) 963-6621 Fax: (864) 963-6444

Email: margieballinger@kemet.com

Do not send advance registrations to the above address. See pages 26 and 27 for complete registration information.

3 Easy Ways to Register for ECTC 2000:

- Visit www.ectc.net.
- Fax completed form on page 27 to (703) 907-7549.
- Mail completed registration form on page 27 to EIA/ECA, P.O. Box 75023, Baltimore, MD 21275.

Registration Fees

Advance registration with proceedings (printed or CD),
ECTC, CPMT and Program Chair Luncheons *\$500
Door registration with proceedings (printed or CD), ECTC,
CPMT and Program Chair Luncheons *\$600
One Day Registration
Speaker/Session Chair (Door Rate \$425) \$325
Speaker/One Day
Student
Special Sunday Half-Day Courses with Luncheon #\$300
Special Sunday All-Day Courses with Luncheon#\$500
Student Special Sunday All-Day Courses \$25
Joint ECTC/ITHERM Advance \$650
Joint ECTC/ITHERM Door
Proceedings Only, U.S. Postpaid \$300
Foreign
* IEEE Member - Advance/\$425 - Door/\$525
Door rate will be an additional \$50

Note: There will be no refunds on cancellations after May 5, 2000. Substitutes can be made at any time.

At Door Registration Schedule

Registration will be held in the Prefunction I Area, 4th Floor Palace Tower:

Saturday, May 20, 2000 - 3:00 PM to 5:00 PM

Sunday, May 21, 2000 - 7:30 to 8:30 AM (Short Courses Only)

Sunday, May 21, 2000 – 1:00 PM to 5:00 PM

Monday, May 22, 2000 - 7:00 AM to 4:00 PM

Tuesday, May 23, 2000 - 7:30 AM to 4:00 PM

Wednesday, May 24, 2000 - 7:30 AM to 12:00 PM

Transportation

The 50th ECTC has two designated airline carriers this year. To take advantage of these special fares, see information below.



- Call United (1-800-521-4041, 7:00 AM -Midnight EST daily). Refer to Meeting ID code 597BE.
- Call US Air (1-877-874-7687) and refer to Gold File 94691375.
- The special fares are available only through each airline's toll free number, so call today, or have your travel agent call for reservations. Certain restrictions may apply and seats are limited.

General Information

Conference organizers reserve the right to cancel or change the program without prior notice.

Loss Due to Theft

Conference management is not responsible for loss or theft of personal belongs. Security for each individual's belongings is the individual's responsibility.

Tax Deductions

Treasury regulation 1.162.5 currently permits an income tax deduction for educational expenses (fees and cost of travel, meals, and lodging) undertaken to (1) maintain or improve skills required in one's employment; or (2) meet express requirements of an employer. Check with your accountant or tax attorney.

Coffee Break Sponsors

Sponsorships are available for companies who would like to participate in the 2000 Electronic Components and Technology Conference by assisting in sponsoring the conference breaks. Your company's name will be included in the conference final program and will be displayed on a sign in the refreshments area. A table will be provided nearby to display limited promotional/informational material about the companies sponsoring breaks. To sign up to sponsor a coffee break, simply indicate your interest on the Conference Advance Registration form (page 27) and enclose the \$350 sponsorship fee, payable to the 50th Electronic Components and Technology Conference. Please note: Sponsorships must be prepaid, and must be received at least four weeks before the conference in order to be listed in the Final Program. For further information, call EIA (703) 907-7536.

Register before May 5, 2000 to receive the \$100 discount.

Technology Corner Exhibits

More and more companies are discovering that the quality of the prospects they identify while exhibiting their products or services in the ECTC Technology Corner is far superior to those in even larger conferences or trade shows. This is primarily due to the fact that the engineers and managers who attend ECTC hold decision making positions at the world's leading electronics industry's equipment and components manufacturers. They are attracted by ECTC's strong technical program. Authors in the field believe that ECTC offers the best forum for presenting their work. A record 300 papers, organized into 38 sessions, will be presented this year. Also this year (even numbered years only) the audience for exhibitors will include the attendees from the Seventh Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITHERM).

Following is a list of exhibitors as of February 5, 2000. Exhibit hours will be from 1:30 PM to 6:30 PM on Tuesday, May 23 and 9:00 AM to Noon and 1:30 PM to 6:00 PM on Wednesday, May 24. A few exhibit spaces are still available. To obtain information about exhibiting your products or services, call Bill Moody at (302) 478-4143, fax to (302) 478-7057, or email to b.o.moody@ieee.org. The exhibit application can be printed by going to the ECTC website at www.ectc.net.

Aavid Thermal Products ACT Microdevices Advanced Ceramics Corporation Advanced Packaging Magazine Al Technology, Inc. ANSYS, Inc. Applied Simulation Technology Bergquist Company (The) Cambridge AccuSense, Inc. Chip Coolers, Inc. Chip Scale Review Chomerics **Dexter Electronic Materials** Dymatix Electronic Materials. Inc. Electronic Packaging & Production Electronics Cooling **Emerson & Cuming** Enertron, Inc. EPA Centre, University of Hong Kong

Epoxy Technology, Inc. ESI FCI Electronics

FCI Electronics
Ferro Electronic Materials
Flomerics Inc.
Fluent Inc.

Georgia Tech Packaging Research Center Harvard Thermal, Inc.

High Density Interconnect Holometrix Micromet

Institute of Microelectronics Interconnect Systems, Inc.

Japan REC Co. Ltd.

Karl Suss America, Inc.

KEMET Electronics Corporation Kyocera America, Inc.

Kyocera Industrial Ceramics Corporation Loctite Corporation

Loyalty Founder Enterprise Co. Ltd., Heat Pipe Division Mathis Instruments Ltd.

MAYA Heat Transfer Technologies, Ltd.

MH&W International Corporation National Semiconductor

> Nitto Denko America, Inc. Occidental Chemical Optimal Corporation

> > PAC TECH

Power Devices Inc. Pure Technologies, Inc.

R-Theta Inc.
Relative Metrics. Inc.

Technology Corner Exhibits (cont)

SIGRITY, Inc.
Silicon Coast Associates, Ltd.
Sumitomo Electric USA, Inc.
Superior Micropowders
TechSearch International, Inc.
Teledyne Electronic Technologies
Teledyne Microelectronics
Tempo Electronics
Thermagon, Inc.
Thermoset, Lord Chemical Products
Toray Engineering Co., Ltd.
Vishay Intertechnology, Inc.
W. L. Gore & Associates, Inc.

ECTC 2000 Panel Discussion

New and Emerging Technologies (NET2000): What's New



Sunday, May 21, 2000 - 7:30 PM - 9:30 PM

Moderator: E. Suhir Bell Laboratories

- Introduction: "A Disruptive Technology: Can One Recognize It?" – Ephraim Suhir, Bell Laboratories, Lucent Technologies, Inc.
- "New and Emerging Technologies Net 2000" Ralph W. Wyndrum. Jr., Program Planning and Management, Vice President, AT&T Laboratories
- "Infrastructure for e-business: Is More, soon, better?" – Rajeev Kohl, Columbia University
- "Future Directions and Pathways in Electronics Manufacturing" – Dr. Michael A. Schen, NIST Advanced Technology Program
- "Overcoming Environmental Challenges of the 21st Century" – Diana Bendz, Senior Location Executive and Director of Environmentally Conscious Products, IBM Corporation
- "Trends and Challenges in Optoelectronic Packaging" – Rob Hannemann, Vice President Technology, Oak Industries, Inc.
- "Molecular Assembly: A Potentially Disruptive Technology for VLSI Fabrication" – Bernard Yurke, Bell Laboratories, Lucent Technologies, Inc.
- "The System is the Chip-How Technology and Design are Changing the Way Systems are Put Together" – Subramanian S. Iyer, IBM Semiconductor Research and Development Center
- "Concept of 3D System Assembly" Vladimir Gorelik, Vice President of Engineering, Integrated Data Systems
- "Integrated Knowledge-Based Engineering for Design of Electronic Systems" – Behzad Mottahed, Bell Laboratories, Lucent Technologies, Inc.
- "A Neural Network Paradigm for High-Frequency Component Modeling, Simulation and Optimization" – Q. J. Zhang, Carleton University
- "Power-Density Challenges of Next Generation IP Networks" – Alex Vukovic, John Watkins, Mirjana Vukovic, Nortel Networks

ECTC Plenary Session

Monday, May 22, 2000 - 7:30 PM - 9:00 PM

Chairman: Professor Rao Tummala – Georgia Institute of Technology and Dr. Phil Garrou – Dow Chemical

- "Microvia Technologies An Asian Update" Toshio Komiyatani – Sumitomo Bakelite, Japan
- "The Latest and Hottest Topic in Systems Packaging: Contract Manufacturing, Status and Prospects" – Srinivas Rao, Vice President of Technology – Solectron
- "SOC vs. SOP: Is a Paradigm Shift on the Horizon?" – Professor Rao Tummala, Chair Professor and Director, Packaging Research Center, Georgia Institute of Technology

Luncheons

ECTC Luncheon

The Electronic Components and Technology Conference will sponsor on Monday, May 22nd, for conference attendees and guests.

CPMT Luncheon

The Components, Packaging and Manufacturing Technology Society of IEEE will sponsor a luncheon for attendees and guests on Tuesday, May 23rd. The ECTC awards will be presented.

Program Chair Luncheon

On Wednesday, May 24th, the Program Chairman will sponsor a luncheon for attendees and guests.

50th ECTC Celebration Reception Emperors Ballroom I & II (4th Floor)

All attendees and guests are invited to attend a reception hosted by AVX Corporation, KEMET Electronics Corporation, KOA Speer Electronics, Inc., Murata Electronics North America, ROHM Electronics USA, and Vishay on Tuesday, May 23rd at 6:30 PM.



Hotel Accommodations



Caesars Palace

The New Caesars Palace is the splendor of Rome available now with greater luxury and comfort. Now with 2,500 rooms and suites, three spacious casinos, four lounges, nineteen restaurants, health spa, fitness center, three swimming pools, Omnimax theatre, and the expanded Appian Way and Forum Shops.

Room reservations must be made directly with the hotel by April 20, 2000 to ensure special convention rates. The ECTC special conference rate is \$165 for single/double. (Check-in time is 3:00 PM Monday through Thursday and 5:00 PM Friday through Sunday and check-out time is Noon daily). A one night's deposit is due by each attendee at the time of making their reservation. Reservations will NOT be held after 30 days without a deposit. Reservations must be cancelled three (3) days or 72 hours prior to arrival to avoid forfeiture of deposit. Most major credit cards are accepted. Call for booking assistance today at (702) 731-7222 or 800-634-6661 and mention ECTC for discounted rates or fax (702) 731-7172.



Photographs provided by Caesars Palace and the Las Vegas Convention and Visitors Authority.

Chairman's Speakers Reception Florentine I & II (3rd Floor)

Sunday, May 21, 2000 6:00 PM - 7:00 PM



Operating Committee Chairmen

Thomas G. Reynolds, III, General Chairman Murata Electronics North America, Inc. (770) 433-7825

Peter Slota, Jr., *Vice-Chairman* IBM Corporation (607) 755-4504

Peter J. Walsh, Vice-Chairman Administration Electronic Components, Assemblies, and Materials Association, the Electronic Components Sector. (703) 907-7547

Mike McShane, *Program Chairman*Motorola
(512) 933-6403

Wayne J. Howell, *Asst. Program Chairman*IBM Microelectronics
(802) 769-7016

Bill Moody, *Finance Chairman* B. Moody & Associates, Inc. (302) 478-4143

James A. Bruorton, *Publicity Chairman*KEMET Electronics Corporation
(864) 963-6621

John Lau, *Publications Chairman Express Packaging System, Inc.*(650) 919-0300 X101

Mino F. Dautartas, Website Administration Chairman Lucent Technologies (610) 391-2447

Glyndwr Smith, *EIA/ECA Representative* Vishay (610) 251-5274

C. P. Wong, IEEE CPMT Representative Georgia Institute of Technology (404) 894-8391

Program Committee

Advanced Packaging

Karla Y. Carichner, Chairman Allied Signal (714) 708-6213

Jeffery A. Knight, Cochairman IBM Corporation (607) 757-1015

Ray K. Sudipta IBM Microelectronics (914) 894-6240

Tim Adams Dow Corning Corporation (517) 496-8867

Douglas Hokins High Power Electronics Institute (607) 729-9949

Satoshi Ito Nitto Denko Corporation 81 5958 4 2851

Karen W. Markus Cronos Integrated Microsystems (919) 380-1316 X111

Raj N. Master AMD (408) 982-7023

Mike McShane Motorola (512) 933-6403

Masood Murtuza Texas Instruments (281) 274-2403

Luu T. Nguyen National Semiconductor Corporation (408) 721-4786

Raj Pendse ChipPAC, Inc. (408) 486-5939

Ashok Saxena Lucent Technologies (201) 386-5211

Rick Sigliano Kyocera America Inc. (619) 576-2792

Joseph W. Soucy Draper Laboratory (617) 258-2953

E. Jan Vardaman TechSearch International, Inc. (512) 372-8887

Components & RF

Amit P. Agrawal, Chairman Hewlett-Packard Company (650) 857-5022

Rao Bonda, Cochairman Motorola (480) 413-6121

William Clark IBM Corporation (802) 769-9280 Shankar Ekkanath-Mada De"Monfort University 44 116 250 6158

Craig Gaw Motorola (480) 413-5920

Timothy Lenihan Sheldahl (303) 684-7154

Lih-Tyng Hwang Motorola (480) 413-3815

Larry Mann KEMET Electronics Corporation (864) 409-5746

Koji Nihei OKI Electric Industry Co., Ltd. 81 3 3454 2111

Albert F. Puttlitz Mechanical Eng. Consultant (802) 899-4692

Thomas G. Reynolds, III Murata Electronics NA, Inc. (770) 433-7825

Leonard W. Schaper University of Arkansas (501) 575-8408

Connectors & Contacts

Eddie Kobeda, Chairman IBM Corporation (919) 543-2946

Rod Martens, Cochairman Hewlett-Packard Company (970) 898-7709

Jim Johnson Brush Wellman (216) 383-4014

Robert Pokrzywa FCI-Berg Electronics (717) 938-7458

Ross Thompson Lucent Technologies (973) 386-3305

Jerry Witter Chugal USA, Inc. (847) 244-6025

Education

Rao R. Tummala, Chairman Georgia Institute of Technology (404) 894-9097

Paul Wesling, Cochairman Tandem Computers, Inc. (408) 285-9555

Leyla Conrad Georgia Institute of Technology (404) 385-0439

Jim Morris State University of New York at Binghamton (607) 777-4774

Albert F. Puttlitz Consultant (802) 899-4692 Andrew A.O. Tay University of Singapore 65 8742207

Interconnections

Matt Schwiebert, Chairman Aglient Technologies (707) 577-5268

Dennis Olsen, Cochairman Consultant (480) 994-9926

Tom Chung APTOS Corporation (408) 956-7988 X3093

Rajen Dias Intel Corporation (480) 554-5202

Frank Feustel Dresden University of Technology 49 351 463 3172

Phil Garroiu DOW at MCNC (919) 248-9261

Christine Kallmayer Technical University of Berlin 49 30 46403 163

Sung K. Kang IBM - TJ Watson Research Ctr. (914) 945-3932

Corey Koehler Amkor Technology (480) 821-2408 X5373

Jong-Kai Lin Motorola (480) 413-3254

Goran Matjasevic ORMET Corporation (760) 931-7099

David McCann Micro Systems Eng. Inc. (503) 635-4016

Kanji Otsuka Meisel University 81 428 25 5214

Paul A. Totta IBM Corporation (914) 894-2618

Manufacturing Technology

Claude Ladouceur, Chairman IBM Canada, Ltd. (450) 534-7314

Tom Poulin, Cochairman Kendro Laboratory Products (203) 270-2150

Peter P. Black US Army Aviation & Missile Command (205) 876-3004

Paul Bolden Motorola (512) 933-6156

Johan Liu IVF 46 31 706 6151

Manufacturing Technology

Archie Mones Dupont Electronics - Retired (602) 661-0757

Sylvain Ouimet IBM Canada, Ltd. (450) 534-6690

Kitty Pearsall IBM Corporation (512) 838-7215

Tony Suppelsa Motorola (954) 723-5437

Connie Swager IBM Corporation (914) 766-2927

Tom Swirbel Motorola (954) 723-5671

Wayne J. Howell IBM Corporation (802) 769-7016

Materials & Processing

Eric Perfecto, Chairman IBM Microelectronics (914) 894-4400

Chin C. Lee, Cochairman University of California (949) 824-7462

Rajen Chanchan Sandia National Laboratories (505) 844-3482

William Estes DuPont Photopolymers & Electronic Materials (919) 248-5089

Johan Liu IVF 46 31 706 6151

Jim Morris State Univeristy of New York at Binghamton (607) 777-4774

Peter Slota Jr. IBM Corporation (607) 755-4504

Ted Tessier Micro Systems Eng. Inc. (503) 635-4016 X1327

Quinn Tong National Starch & Chemical Company (908) 685-5227

C. P. Wong Georgia Institute of Technology (404) 894-8391

Modeling & Simulation

Michael Lamson, Chairman Texas Instruments (972) 995-2490

Erdogan Madenci, Cochairman University of Arizona (520) 621-6113 Andreas Cangellaris University of Illinois (217) 333-6037

Moises Cases IBM Corporation (512) 838-6225

George Katopis IBM Corporation (914) 435-6719

Ravi Kaw Hewlett-Packard Company (650) 857-8452

Bruce Kim Michigan State University (517) 432-2630

J. Peter Krusius Cornell University (607) 255-3401 X5034

Pradeep Lall Motorola (847) 538-9885

Tony Mak Dallas Semiconductor Corporation (972) 371-4364

John L. Prince University of Arizona (602) 621-6187

Suresh K. Sitaraman Georgia Institute of Technology (404) 894-3405

Madhavan Swaminathan Georgia Institute of Technology (404) 894-3340

Optoelectronics

Mino F. Dautartas, Chairman Lucent Technologies (610) 391-2447

Martin Groeneveld, Cochairman Uniphase Netherlands B.V. 31 40 274 2524

Dariusz Sieniawski, Cochairman Nortel Networks (613) 765-3023

Atsushi Takai Hitachi, Ltd. 81 45 865 7003

Yasuhiro Ando NTT Opto-electronics Laboratories 81 422594320

Mark W. Beranek The Boeing Company (253) 657-5748

Robert A. Boudreau AMP Inc. (717) 986-5904

Mitchell S. Cohen IBM Corporation (914) 945-2857

Mario Dagenais University of Maryland (301) 405-3668

Frank V. DiMarcello Lucent Technologies, Inc. (908) 582-2333 Craig A. Gaw Motorola (480) 413-5920

Gary J. Grimes University of Alabama (205) 934-3147

Jon Hall GEC Marconi Materials Technology 44 1327356414

Paul O. Haugsjaa Foster-Miller (781) 684-4047

Werner Hunziker Opto Speed SA 41 16332172

Masataka Itoh NEC Corporation 81 44 856 2073

Steve Joiner Hewlett-Packard (650) 236-2129

Harry G. Kellzi Teledyne Electronic Technologies (310) 574-2097

Michael Lebby Intel Corporation 503-264-7452

Alan J. Morrow Corning, Inc. (607) 974-3092

Robert L. Payer Consultant (978) 433-9661

Bill Ring Hewlett-Packard Company 44 1473 742250

Ronald E. Scotti Lucent Technologies, Inc. (908) 582-5672

William M. Sherry Consultant (908) 668-5000 X5582

Laurence S. Watkins Lucent Technologies (609) 639-2468

James E. Watson 3M Center (651) 733-3890 Torsten Wipiejewski Siemens AG 49 941202 1749

Ping Zhou Honeywell (602) 436-2522

Poster

Michael Caggiano, Chairman Rutgers University (732) 445-0678

Steve Bezuk, Cochairman Kyocera America, Inc. (858) 576-2651

Quality & Reliability

Patrick Thompson, Chairman Motorola (480) 413-3295

Jo Caers, Cochairman Nederlandse Philips Bedrijven BV 31 40 273 3377

Donna Noctor, Cochairman Lucent Technologies (610) 712-5388

Harry Charles The Johns Hopkins University APL (240) 228-8050

Darvin R. Edwards Texas Instruments (972) 995-3569

George Harman NIST (301) 975-2097

Robert Howard Consultant (802) 878-8667

Sheng Liu Wayne State Unversity (313) 577-3875

Joseph Mantz AT&T Wireless Services (425) 702-2709

Ephraim Suhir Lucent Technologies (908) 582-5301





Conference Overview

May 21, 2000 Morning Short Courses 8:30 AM - 12:00 PM

- 1. Chip Scale Packaging
- Analytical Acoustic Micro Imaging for Assessing IC Package Reliability
- 3. Eliminating Lead In Electronic Assemblies
- Microelectronics Packaging
 Interconnection A
 Worldwide Perspective

May 21, 2000 Afternoon Short Courses 1:30 PM - 5:00 PM

- 5. Fiber-Optics Structures: Design for Reliability
- 6. Wafer Scale Packaging Principles and Practices
- 7. RF/Wireless Packaging: Status and Challenges
- 8. Thermal Management, Thermal/Thermomechanical Modeling, Packaging, and Reliability of Plastic IC Packages

May 21, 2000 All-Day Short Courses 8:30 AM - 12:00 PM & 1:30 PM - 5:00 PM

- Polymers for Electronic

 Packaging: Materials,
 Process and Reliability: Part
 I The Fundamentals of
 Packaging and Materials
 Science and Engineering
- Polymers for Electronic Packaging Materials, Process and Reliability -Part II
- Business and Technical Perspectives for Optical Networking and Optoelectronics Components
- 12. Optoelectronics
 Components and Modules
 for Datacom and Telecom

Note: courses 9, 10, 11, or 12 can be taken as selfcontained Half-Day Short Courses.

May 22, 2000 8:00 AM - 12:00 PM

- S1 Automated Assembly of Optoelectronic Modules
- S2 Flip Chip
- S3 Wafer-Level Packaging Technologies
- S4 Solder Technology
- S5 Solder Materials and Joints Reliability
- S6 Passive Components

May 22, 2000 1:30 PM - 5:30 PM

- S7 Optical Alignment Techniques
- S8 Systems Level Electrical and Thermal Modeling
- S9 Underfill Materials
- S10 Chip Scale Packaging
- S11 Reliability Test Methods
- S12 RF

May 23, 2000 8:00 AM - 12:00 PM

- S13 High Speed Optoelectronic Packaging
- S14 Electrical Modeling and Characterization
- S15 High Density Chip and PWB Technologies
- S16 Material Characterization and Modeling
- S17 Flip Chip Reliability
- S18 MEMS Packaging and Bonding Technology

May 23, 2000 1:30 PM - 5:30 PM

- S19 Low-Cost Optoelectronic Packaging
- S20 Power Distribution and EMI Modeling
- S21 Low Cost Good Die (KGD/Burn-In)
- S22 Plating and Under Bump Materials
- S23 Adhesives
- S24 MCM and Advanced Packaging Technology

May 24, 2000 8:00 AM - 12:00 PM

- S25 Optoelectronic Packaging Materials and Reliability
- S26 Electronic Packaging Education I

- S27 Thermo-Mechanical Simulation and Modeling I
- S28 Lead Free Interconnects: Solders and Conductive Adhesives
- S29 Connectors and Contacts
- S30 BGA Packaging

May 24, 2000 1:30 PM - 5:30 PM

- S31 Parallel Optical Interconnects
- S32 Electronic Packaging Education II
- S33 Thermo-Mechanical Modeling and Simulation II
- S34 CSP Reliability
- S35 Lead-Free Soldering Technology
- S36 Emerging Technologies

May 23, 2000 1:30 PM - 6:00 PM

S37 Poster Session

May 24, 2000 1:30 PM - 6:00 PM

S38 Poster Session

Session Summary by Interest Area

Packaging

S3, 10, 24, 30, 36

Interconnections

S2, 18, 21, 28, 29

Optoelectronics

S1, 7, 13, 19, 25, 31

Materials & Processing

S4, 9, 16, 22, 23

Components

S6, 12

Manufacturing Technology

S15, 35

Modeling & Simulation

S8, 14, 20, 27, 33

Quality & Reliability

S5, 11, 17, 34

Education

S26, 32



Short Courses May 21, 2000

Albert F. Puttlitz, Cochairman Consultant

Phone: 802-899-4692 Fax: 802-899-0466

Email: alputtlitz@worldnet.att.net

Larry A. Mann, Cochairman KEMET Electronics Corporation

Phone: 864-409-5746 Fax: 864-862-6265

Email: larrymann@kemet.com

Morning Courses 8:30 AM - 12:00 PM

1. Chip Scale Packaging Course Leader: Patrick Thompson – Motorola, Inc.

Course Objective:

In only six years, chip scale packaging (CSP) has transitioned from a novelty, to a buzzword, to a legitimate choice among the array of commercially available packages. In 1999, two types of CSPs, wafer-level CSPs had stacked CSPs, began generating significant interest. This course will provide an overview of chip scale package technology and application, with an emphasis on new developments in CSP availability and infrastructure. This course will help provide the potential CSP manufacturer, buyer or user an understanding of the advantages of a CSP, as well as issues in their application.

Course Outline:

- Introduction to chip scale packaging
 - Definitions of chip scale packaging
 - Attributes of chip scale packages
- Description of chip scale packaging types
 - Array interposer
 - Peripheral interposer
 - Custom lead frame
 - Newly popular CSP implementations-wafer level and stacked CSPs

- Chip scale package performance
 - Electrical and thermal
 - Mechanical and materials
 - Reliability
- Infrastructure considerations
 - Package materials and manufacturing
 - Test
 - Board level assembly
 - Shipping and handling
 - Printed circuit boards and other system issues
- Chip scale packaging's role in the semiconductor packaging spectrum
 - CSP, KGD and MCM
 - Potential chip scale packaging applications and market

Who should attend:

This course should be beneficial to:

- Potential manufacturers of chip scale packages who want to understand how chip scale packages may help meet their packaging needs, and challenges in chip scale packaging production.
- Potential purchasers/users of chip scale packaging who want to know system and assembly issues of using chip scale packages.
- Those in the electronic field who want to obtain a basic knowledge of chip scale packaging concepts, issues and applications.

2. Analytical Acoustic Micro Imaging for Assessing IC Package Reliability Course Leaders: Sridhar Canumalla and Lawrence W. Kessler – Sonoscan, Inc.

Course Objective:

Acoustic Micro Imaging (AMI) has found increasing use as a nondestructive inspection technique for microelectronic packages. This is due to its high sensitivity to variations in material properties and discontinuities such as delaminations, voids, cracks. There are several modes of inspection in AMI with different modes being suitable for particular kinds of defects. A solid

understanding of the physics behind AMI techniques is essential for fully exploiting the acoustic microscope as a nondestructive tool. This course, in addition to introducing fundamental concepts of AMI, presents a practical treatment of the subject suitable for critical analysis of AMI data.

Course Outline:

- Introduction to AM
 - What is AMI? Benefits?
 - Sample Applications –
 Plastic ICs, PBGA, Flip
 Chip
- Fundamentals of Ultrasonics
 - Terminology
 - Nature of Ultrasonic waves
 - Types of waves
 - Generation and Detection of Ultrasonic Energy
 - Acoustic Properties of Materials
 - Reflection and Refraction at Interfaces
 - Resolution, Penetration and Frequency
 - The A-scan explained
 - Exercises to interpret A-scans
- A Comparative Review of Different Techniques
 - Interface scan
 - Multiple interface scan
 - Bulk scan
 - Loss of back wall echo
 - Through Transmission
- Practical Applications of Acoustic Microscopy
 - Plastic ICs
 - BGA
 - CSP
 - Flip Chip
 - Passive and active elements, substrates
 - Wafer bonding and MEMs
 - Hybrids
- Interpreting Acoustic Images and Optimizing Analysis Schemes

Who Should Attend:

This course is designed for engineers and technical managers involved in packaging, reliability, and process development in the microelectronic industry. Prior exposure to AMI is desirable to get the most out of this course, but not essential for understanding the fundamental concepts.

The goal is to apply the physics behind AMI to practical problems and facilitate optimal inspection for assessing component reliability.

3. Eliminating Lead in Electronic Assemblies Course Leader: Karl J. Puttlitz – IBM Corporation

Course Objective:

The toxic effect of lead (Pb) is well known and widely reported to be related to certain health risks, thus a cause for grave concern that has led to a global movement including pending legislation to create a lead-free environment. The intent of this course is to familiarize participants with healthrelated and other global issues/perspectives, materials selection issues and potential candidates; understanding the design implications, and the implementation and manufacturing challenges associated with a conversion to a lead-free material set for electronic assemblies.

Course Outline:

- Health Related Issues
 - Lead sources, toxicity, regulations, findings
- Global Perspectives
 - History/status of Pb-free electronic assemblies
 - Legislation/activities in Europe, Asia, North America
 - Some OEM market-driven initiatives
- PB-Free Materials
 - Selection issues, advantages/disadvantages
 - Form: solder paste (SMT), wave solder (PIH), balls (PBGA)
 - Finishes: boards, components
- Manufacture
 - Assembly/inspection/test considerations
 - Equipment issues
 - Elevated temperature impacts: PWB, components, equipment, profiles
 - Need for protective atmospheres
 - Assembly issues
- Reliability Considerations
 - Components/flip chip

- Metallurgical considerations, intermetallic formation
- Mechanical property considerations
- Economic Considerations
 - Material
 - Energy
 - Equipment/implementation/modifications
 - Yield
- Some Pb-Free Products/ Experiences

Who Should Attend:

This course will be useful for all those faced with a need to gain an understanding of the issues involved in adopting and implementing a Pb-free technology in their products and/or manufacturing operations. The course will be particularly useful to design, development and process engineers; quality and purchasing personnel; technical managers and other professionals involved in the lead-free conversion, and also academia.

4. Microelectronics Packaging & Interconnection – A Worldwide Perspective
Course Leaders: Jan Vardaman – TechSearch International Inc. and Tom Chung – FICTA Technology Inc.

Course Objective:

Will present an updated and broad perspective of microelectronics packaging and interconnect technology, from chip to board level especially in the key development areas such as ball grid array (BGA), Chip Scale Packaging (CSP), and Flip Chip (FC).

Course Content:

- Overview of microelectronics packaging and interconnect technology
- Trends in microelectronics packaging and interconnection
- BGA-Definition, options and characteristics; key guidelines and considerations for design, assembly and reliability; major volume applications and package types, snapshots and new developments

- CSP-Definition, options and characteristics; key quidelines and considerations for design, assembly and reliability; major volume applications by package type, snapshots and new developments including wafer-level CSPs
- Flip-chip related technologies-Definition, options and characteristics; key guidelines and considerations for design, assembly and reliability; future trends in new applications, snapshots and new developments
- BGA versus CSP versus Flip Chip–Comparisons design issues, performance, manufacturability, and applications

In addition, samples of packages/ substrates/modules will be used during this course to illustrate the topics described above.

Who Should Attend:

This course will be beneficial to all managers and individual contributors from electronic industry who need fundamental understanding and broad perspective on microelectronics packaging and interconnect technology especially in technology trends and key developmental areas such as BGA, CSP and Flip Chip.

Afternoon Courses 1:30 PM - 5:00 PM

5. Fiber-Optics Structures: Design for Reliability
Course Leader: E. Suhir – Lucent Technologies, Inc.

Course Objective:

Examine typical failure modes and mechanisms in microelectronics and photonics materials and structure, and present easy-to-use formulas indicating the role of the major factors affecting their reliability. Discuss how to choose the appropriate material(s) for a particular design and how to change, if necessary, the geometrical characteristics of the design to create a viable and reliable fiber optic structure.

Course Outline:

- · Bending of bare fibers
- Bare fibers under the combined action of bending and tension
- Role of the nonlinear stressstrain relationship of the silica material
- Polymer coated or metallized fibers
- Optical glass fibers adhesively bonded at the ends: role and interaction of the "global" and "local" thermally induced stresses
- Elastic stability and microbending of optical fibers
- Solder materials and joints for photonics applications
- Thermally induced stresses in optical fibers soldered into ferrules
- Dynamic response of fiber optic structures to shocks and vibrations

Who Should Attend:

Engineers and technical managers that would like to get familiar with the mechanical, materials and reliability problems encountered in the fiber optics engineering.

6. Wafer Scale Packaging – Principles and Practices Course Leader: Tom Chung – FICTA Technology Inc.

Course Objective:

Will review and discuss fundamentals and latest developments of Wafer Scale Packaging (WSP) technology including definition, types of WSP, manufacturing considerations and issues, board assembly guidelines, reliability data and guidelines, and applications especially in the area of Wafer Level Chip Scale Packaging (WLCSP).

Course Content:

- Introduction
- WSP Technology Options and examples of WSP, WSP versus WLCSP, WSP versus conventional single chip package (SCP), pros and cons, concerns and issues for WSP manufacturing and applications, board assembly

- and rework of WLCSP, reliability data, etc.
- Design concerns/barriers/ guidelines for WLCSPs – Electrical and thermomechanical performance, availability of chip scale substrate, escape routing guideline, etc.
- WLSCP infrastructure, developments, and applications –
 Assessment and comparison of various CSPs, availability of CSPs, examples of
 WLCSP suppliers, users and applications, standards,
 WLCSP status and new developments, Wafer Level Burn-in and Test (WLBT),
 CSP as a KGD/MCM enabler,
 CSP cost considerations and comparison, WLCSP versus
 CSP versus Flip Chip, etc.
- Summary

In addition, samples of packages/ substrates modules will be used during this course to illustrate the topics described above.

Who Should Attend:

This course will be beneficial to all managers and individual contributors from the microelectronics industry who need fundamental understanding and broad perspective on WSP especially in the areas of technology options, pros and cons, trends, key considerations and developments.

7. RF/Wireless Packaging: Status and Challenges Course Leaders: Manos M. Tentzeris and Joy Laskar – Georgia Institute of Technology

Course Objective:

The objectives of this course are to review the latest developments affecting next generation RF/ Microwave Packaging: Vertical Interconnects (Flip-Chip/BGA), Embedded Components (Filters, Passives and Multilayer design) and MEMs (current state of the art and future developments). The course material is primarily based upon the instructors research at Georgia Tech's Packaging Research Center in collaboration with numerous industries and universities.

Course Outline:

- Multilayer Technologies (LTCC, HDI, PCB)
- Embedded Passives (e.g. Inductors) and Challenges of their application to Resonators and Filters in Wireless Systems
- Vertical Interconnects (BGA, Flip-chip)
- RF-MicroElectroMechanical Systems (RF-MEMS)
- Popular Numerical Techniques for the Design of RF Packages (Commercial Tools, FDTD, MRTD)

Who Should Attend:

The course is intended to both the packaging expert (Electrical and Mechanical Engineers) as well as persons new to the field. The course will concentrate on new and emerging technologies and their impact on the electrical performance at RF-Microwave Frequencies.

8. Thermal Management,
Thermal/Thermomechanical
Modeling, Packaging, and
Reliability of Plastic IC Packages
Course Leaders: Tony Mak – Dallas
Semiconductor Corporation and
An-Yu Kuo – Optimal Corporation

Course Objective:

Today's electronics components are driven by the move of lower cost and higher performance. With increasing requirements for higher power on the plastic IC packages, proper thermal designs are essential for reliable operation of the electronic components or products. In addition to thermal requirements, plastic IC packages are also designed to withstand both mechanical and thermal stresses under given environmental loading conditions. This course covers thermal design guidelines for reliability and packaging, application of finite element methods for plastic IC package thermal/thermomechanical modeling and analysis, measurement techniques for thermal characterization of plastic IC packages.

Course Outline:

- Overview of thermal manage ment of both plastic IC leaded and BGA packages
- Package design for reliability (examples and packaging guidelines)
- Methods of thermal characterization
- Thermal finite element modeling of plastic IC packages
- Influence of temperature on microelectronics
- Moisture induced reliability issues
- Warpage, Popcorn, Delamination & Die Cracking
- Key material properties to plastic IC package reliability
- Use of the finite element methods to predict package reliability
- · Solder joint fatigue

Who Should Attend:

Engineers, managers, and technical staff who are involved with IC package application, package design and development, analysis, and manufacturing of plastic IC packages and subassemblies.

All-Day Courses 8:30 AM - 12:00 PM & 1:30 PM - 5:00 PM

9. Polymers for Electronic Packaging: Materials, Process and Reliability: Part I-The Fundamentals of Packaging and Materials Science and Engineering Course Leader: C.P. Wong – Georgia Institute of Technology

Course Objective:

Polymers are widely used in electronic packaging as adhesives, encapsulants, insulators, dielectrics, molding compounds and conducting elements for interconnects. These materials also play a critical role in the recent advances of low-cost, high-performance multi-chip module (MCM), chipon-board (COB), Ball Grid Array (BGA), Flip-Chip (FC), Novel No Flow Underfills, Chip Scale Packaging (CSP) and Reliability without Hermeticity (RWOH) Plastic Packaging. It is imperative that both material suppli-

ers, formulators and their users have a thorough understanding the polymeric materials and their importance in the advances of the electronic packaging and interconnect technologies.

Course Outline:

- The Present and Next Generation of Electronic Packaging
- The Next Generation of Electronic Interconnects – Materials and Processes
- Pre-packaging Preparation Cleaning Methods and Controls
- Recent Advances in RWOH by Polymers
- Overview Electronic Packaging: Present and Future Trends
- Fundamentals of Polymers and their Physical and Mechanical Properties Measurements
- IC Device Interconnection and Packaging Technology
 - Wire-bond, TAB, Flip Chip,
 Polymer Interconnects –
 Current and Future Trends
- Purpose of Pre-encapsulation Cleaning, Encapsulation and Packaging
 - Conventional Cleaning, Reactive Oxygen and Hydrogen Cleaning Processes
- Overview of Inorganic and Organic Polymers for Electronic Packaging
 - Silicon Dioxides Nitrides and Oxynitrides
 - Epoxies, Silicones, Polymides, Silicone-Polyimides, Polyurethanes, Benzocyclobutenes, Parylenes, BT resins, Sycars, Polyester, High Temperature and Liquidcrystal polmers
- Reliability Testing of Polymeric Materials – Test Set Up
- Recent advances in nonhermetic MCM packaging

Who Should Attend:

Engineers, scientists and managers involved in the design, process and manufacturing of IC electronic components and hybrid packaging, electronic material suppliers involved in materials, manufacturing and research and development.

10. Polymers for Electronic
Packaging: Materials, Process and
Reliability – Part II
Course Leader: C.P. Wong –
Georgia Institute of Technology

Course Objective:

Polymers are widely used in electronic packaging as adhesives, encapsulants, insulators, dielectrics, molding compounds and conducting elements for interconnects. These materials also play a critical role in the recent advances of low-cost, high-performance multi-chip module (MCM), chipon-board (COB), Ball Grid Array (BGA), Blip-Chip (FC), Novel No Flow Underfills, Chip Scale Packaging (CSP) and reliability without hermeticity (RWOH) Plastic Packaging. It is imperative that both material suppliers, formulators and their users have a thorough understanding of polymeric materials and their importance in the advances of the electronic packaging and interconnect technologies.

Course Outline:

- Next Generation of Electronic Packaging
- Common Electronic Packaging Materials: Conformal Coating, Glob-top, Potting and Casting
- Epoxy Modeling Compounds
 Materials: Processes and
 - Reliability
- · Ball Grid Array Packaging
- Chip Scale Packaging
- Low-cost Flip-Chip Packaging: Materials and Processes
- Overview of Semiconductor Packaging Technology
- Packaging Techniques
 - Conformal Coating, Chipon-Board, Glob-top, Molding, Potting
- Recent Advances in Epoxy Molding Compounds
- Chip Scale Packaging (CSP)
- BGA Packaging
- The Next Generation of Flip-Chip Packaging: Materials, Processes and Reliability

Who Should Attend:

Engineers, scientists and managers involved in the design, process and manufacturing of IC electronic components and hybrid packaging, electronic material suppliers involved in materials manufacturing and research and development.

11. Business and Technical
Perspectives for Optical
Networking and Optoelectronics
Components
Course Leaders: Michael Lebby –
Intel Corporation and Bill Ring –

Tycoelectronics

Course Objective:

The next generation of telecommunications opportunity will come from today's implementation of basic WDM systems to more efficient and higher performance optical networks. These high performance and efficient networks will be enabled by new optoelectronic component technologies and new system architectures. This course review and road maps some of the key optoelectronic component and module based technologies that will be needed to support telecommunications over the next decade.

Course Outline:

- Overview of Datacom and Telecom Environment
 - Optical Networking impact
 - Optical Components for Networking – impact
- Effect of WDM on the Optical Network
 - New Architectures with DWDM
 - Network Bottlenecks areas for upgrade
- Network Components
 - Active Solutions
 - Passive Solutions
- Optical Network Trends
 - Road Maps
 - Market Impact
- Investment in Optical Networking
 - Trends in Optical Networking
- Future Trends

Who Should Attend:

This course is intended for engineers and managers who are interested in building a vision of optical components and networking trends. The course will benefit those who require a fundamental understanding and broad perspective on business and technology issues and those who want to review technology road maps that show how the optical architecture and associated optical components will evolve.

12. Optoelectronics Components and Modules for Datacom and Telecom

Course Leaders: Michael Lebby – Intel Corporation and Bill Ring – Tycoelectronics

Course Objective:

Optoelectronics components and modules for the Telecommunication industry and Datacom Networks are rapidly advancing in terms of speed, lower cost and design. The main objectives of this course are to review the current and future trends for active devices and packaging technology for discrete components and data network modules. The course will cover in detail the fundamental active III-V devices and components used today and review current trends in both III-V device technology and packaging for telecom and datacom applications.

Course Outline:

- Overview of Datacom and Telecom Requirements
 - Networks and Applications
 - System Requirements and Reliability
- Semiconductor Devices for Telecom/Datacom
 - Edge Emitting Fabry-Perot Devices
 - Distributed Feedback and Grating Devices
 - EA Modulators
 - Pump Sources
 - VCSEL Devices
 - PINs
- Packaging Technology for Telecom and Datacom Components
 - Active Alignment
 - Passive Alignment

- Hermetic vs. Non-hermetic
- System Issues
- Modules for Datacom
 - SC Duplex
 - Small Form Factor
 - Pluggable
- Future Trends

Who Should Attend:

This course is intended for engineers and managers who are involved in the design of components and modules for communication networks. It will be beneficial for those who require a fundamental understanding and broad perspective on active components for datacom and telecom, especially technology, trends, pros and cons and key developments.

Note: Courses 9, 10, 11 or 12 can be taken as self-contained Half-Day Short Courses.

Continuing Education Units

The IEEE Components, Packaging and Manufacturing Technology Society (CPMT) has been authorized to offer Continuing Education Units (CEUs) by the International Association for Continuing Education and Training (IACET) for all Short Courses that will be presented at the 50th ECTC. CEUs are recognized by employers for continuing professional development as a formal measure of participation and attendance in "non-credit" self-study courses, tutorials, symposia and workshops. IEEE CPMT CEUs can be applied towards the newly created "IEEE CPMT" Professional Development Certificate." Complete details including voluntary enrollment forms will be available at the conference. All costs associated with ECTC Short Courses-CEUs will be underwritten by the conference, i.e. no additional costs for Short Courses attendees to obtain CEU credits.

Register early. Don't wait until the last minute. You will save time at the Registration Desk if you have registered in advance. Make sure you have your receipt or a copy of your fax to verify your registration.

See you in Las Vegas!



50th ECTC Program Sessions

Monday, May 22, 2000

8:00 A.M. - 12:00 P.M.

Session 01: Automated Assembly of Optoelectronic Modules

Committee: Optoelectronics

Session CoChairs:

Mark W. Beranek – The Boeing

Company

Tel: 253-657-5748 Fax: 253-657-8903 Email: mark.w.beranek@boeing.com

Atsushi Takai – Hitachi, Ltd. Tel: 011-81-45-865-7003 Fax: 011-81-45-864-1523

Email:

Ltd.

atsushi_takai@cm.tcd.hitachi.co.jp

High Accuracy Machine Automated
Assembly for Opto Electronics
G. Lecarpentier – Karl Suss France S. A.

Automated Fiber Attachment for

980nm Pump ModulesP. Muller, B. Valk – JDS Uniphase AG

Automation Manufacturing Systems Technology for Opto-electronic Device Packaging

S. Jang – Newport Corporation

Submicron Flip Chip Bonding Technology for Optoelectronic Devices A. Yamauchi – Toray Engineering Co.,

Automated Mass Production Line for Optical Module Using Passive Alianment Technique

K. Yamauchi, K. Kurata, M. Kurihara, Y. Sano, Y. Sato – NEC Corporation

Fiber-Optic Pigtail Assembly and Attachment Shift Using a Low-Cost Robotic Platform

C. R. Witham, M. W. Beranek, B. R. Carlisle, E. Y. Chan, D. G. Koshinz – Adept Technology

Automated Surface Mounting of Miniaturized Optical Elements

A. Wuersch, C. de Graffenried, R. Clavel, R.P. Salathe, T. Sidler, B. Gachter, H. Ehbets, P. Vigouret, C.A. Knuchel – EPFL

8:00 A.M. - 12:00 P.M. Session 02: Flip Chip Committee: Interconnections

Session CoChairs:

Rajen Dias – Intel Corporation Tel: 480-554-5202 Fax: 480-554-7171 Email: rajen.c.dias@intel.com

Christine Kallmayer – TU Berlin Tel: 011-49-30-46403-163 Fax: 011-49-30-46403-161

Email: kall1270@mailszrz.zrz.tu-

berlin.de

Investigation of Under Bump Metallization Systems for Flip-Chip Assemblies

T. P. Siong, H. Y. Wen, T. C. Hang, M. R. Marks, L. T. Beng – Singapore Institute of Microelectronics

Behavior of Platinum as UBM in Flip Chip Solder Joints

M. Klein, B. Wiens, M. Hutter, H. Oppermann, R. Aschenbrenner, H. Reichl – Fraunhofer IZM

Squeegee Bump TechnologyJ. K. Lin, T. Fang, R. Bajaj – Motorola,Inc.

The Effect of Cu Stud Structure and Eutectic Solder Electroplating on Intermetallic Growth and Reliability of Flip-Chip Solder Bump

X. Guowei, P. Chan, C. Jian, A. Teng – The Hong Kong University of Science and Technology

Kinetics of Flip Chip Solder Bump Degradation in Overly Aggressive Storage Test (HTOL)

R. N. Master, P. Patel, R. Blish, A. Ghaemmaghami, S. Yin – Advanced Micro Devices

Comparison of Electroplated Eutectic Sn/Bi and Pb/Sn Solder Bumps on Various UBM Systems

S. Y. Jang, K. W. Paik – Korea Advanced Institute of Science and Technology

Failure Mechanisms of Flip Chip Assembly Using Eutectic Solder Q. Tan, A. Mistry, C. Beddingfield –

Motorola Inc.

8:00 A.M. - 12:00 P.M. Session 03: Wafer-Level Packaging Technologies

Committee: Advanced Packaging

Session CoChairs:

Phil Garrou – DOW at MCNC Tel: 919-248-9261 Fax: 919-248-9265

Email: pegarrou@dow.com

Tim Adams

Dow Corning Corporation

Tel: 517-496-8867 Fax: 517-496-5121 Email: tim.adams@dowcorning.com

Fab Integrated Packaging (FIP): A New Concept for High Reliable Wafer-Level Chip Size Packaging

M. Topper, J. Auersperg, V. Glaw, P. Coskina, D. Jager, D. Petter, O. Ehrmann, K. Samulewicz, C. Meinherz, C. Karduck, S. Fehlberg, H. Reichl – Fraunhofer IZM Berlin / Technical University of Berlin; K. Kaskoun, E. Prack, B. Keser – Motorola

Board Level Reliability of a Waferlevel CSP using Stacked Solder Spheres and a Solder Support Structure (S3)

J. Simon, H. Reichl – Technical University of Berlin

The Solder Joint and the Runner Metal Reliability of Wafer-Level CSP, Omega-CSP

I. S. Kang, I. S. Park, J. H. Kim, J. W. Cho – HYUNDAI Electronics Industries Co., Ltd.

Low Cost Wafer-Level CSP: A Novel Redistribution Methodology

G. A. Rinne, J. D. Walling, J. D. Mis – Unitive Electronics Inc.

A Manufacturing Perspective of Wafer Level CSP

L. Nguyen, N. Kelkar, S. Lee and H. Takiar – National Semiconductor Corporation

Recent Advances on a Wafer-Level Flip Chip Packaging Process

Q. Tong, B. Ma, A. Savoca, L. Nguyen, C. Quentin, C. P. Wong, S. Luo – National Starch and Chemical Company

Wafer Level CSP Using Low Cost Electroless Redistribution Layer

T. Teutsch, T. Oppert, E. Zakel – Pac Tech - Packaging Technologies GmbH

8:00 A.M. - 12:00 P.M.
Session 04: Solder Technology
Committee: Materials & Processing

Session CoChairs:

Chin C. Lee – University of California Tel: 949-824-7462 Fax: 949-824-3732

Email: cclee@uci.edu

William E. Estes – DuPont Photopolymers & Elec. Matls. Tel: 919-248-5089 Fax: 919-248-5341

Email:

william.e.estes@usa.dupont.com

Low Temperature Fluxless Bonding Technique Using In-Sn Composite S. Choe, W. W. So, C. C. Lee –

S. Choe, W. W. So, C. C. Lee – University of California

Mounting of High Power Laser Diodes on Boron Nitride Heat Sinks Using an Optimized Au/Sn Metallurgy

W. Pittroff, G. Erbert, G. Beister, F. Bugge, A. Klein, A. Knauer, J. Maege, P. Ressel, J. Sebastian, R. Staske, G. Traenkle – Ferdinand-Braun-Institut fur Hochstfrequenztechnik

Screen Printing, Placement and Joining Technologies with Leadfree Joining Materials

M. Detert, Th. Herzog, K.-J. Wolter, Th. Zerna – Dresden University of Technology

Lead-Free Flip Chip Process Development

K. Gaffney, J. Poarch, D. Delaney – Motorola, Inc.

Microstructural Coarsening of Lead-Free Solder Joints During Thermal Cycling

L. Ye, Z. Lai, J. Liu, A. Tholen – Chalmers University of Technology

Interface Microstructure and Mechanical Fatigue Behavior of Sn63Pb37 on Electrolytically Plated Cu and Ni

C. Zhang, P. Liu, J.-K. Shang - Motorola

A Study of Solder Paste Flow inside a Sealed Printing Head

D. He, N. N. Ekere - University of Salford

8:00 A.M. - 12:00 P.M. Session 05: Solder Materials and Joints Reliability Committee: Quality & Reliability

Session CoChairs:

Ephraim Suhir – Lucent Technologies Tel: 908-582-5301 Fax: 908-582-5106 Email: suhir@lucent.com

George Harman – NIST

Tel: 301-975-2097 Fax: 301-948-4081 Email: george.harman@nist.gov

Failure Modes and Mechanisms in Organic Land Grid Array Packages

R. Dias, A. Lucero, S. Niemeyer – Intel Corporation

Missing Solder Ball Failure Mechanisms in Plastic Ball Grid Array Packages

C. H. Zhong, C. P. Howel – Broadcom Corporation; S. Yi – Nanyang Technological University; Y. C. Mui – Advanced Micro Devices; D. Olsen, W. T. Chen – Institute of Material and Engineering Research

Material Challenges for Wafer-level Flip-Chip Packaging

B. Ma, E. Zhang, S. H. Hong, Q. K. Tong, A Savoca – National Starch and Chemical Company

The Influence of Room Temperature Aging on Ball Shear Strength and Microstructure of Area Array Solder Balls

R. J. Coyle, P. P. Sloan, A. J. Serafin – Bell Labs, Lucent Technologies

Mechanical Behavior of Reflow Soldered Lead-free Joint

J. R. P. Nykunen, G. A. Grandi, J. P. Lavlkko, S. T. Nurml, T. K. Lepisto, E. Ristolainen – Tampere University of Technology

Advanced Packaging Technologies in MOSFETS for Power Management

A. Tsui, J. Sarkis, H. Chen – Vishay/Siliconix

Processability and Reliability of Commercial Palladium Plated Structures

K.C. Chan, T.C. Chai, Z.Y. Yang, R. Gopalakrishnan – Institute of Microelectronics

8:00 A.M. - 12:00 P.M.

Session 06: Passive Components -Embedded and Systems Committee: Components & RF

Session CoChairs:

Rao Bonda – Motorola, Inc. Tel: 480-413-6121 Fax: 480-413-4526 Email: rao.bonda@motorola.com

Albert F. Puttlitz – Consultant Tel: 802-899-4692 Fax: 802-899-4692 Email: alputtlitz@worldnet.att.net

Novel High Dielectric Constant Nanostructure Polymer-ceramic Composite for Embedded Capacitor Application Y. Rao, C. P. Wong, S. Ogitani, P. Kohl –

Georgia Institute of Technology

The Ferrite Embedded Drop-in Circulator for Millimeter Wave Communications System

Y. Okada, Y. Shimada, M. Furuya, O. Myohga, T. Shimoto, N. Senba – NEC Corporation

A Low-Cost and High-Density RF Multi-Chip Module Transceiver For 1.8 GHz Personal Communication Service

W. Ryu, J. Kim, N. Kim, H. Kim, S. Ahn, J. Kim – Korea Advanced Institute of Science and Technology; S. Kim, H. Song, S. Lee – LG Production Eng. Research Center

Statistical Analysis of Embedded Capacitors Using Passive Modeling Methodology and Monte Carlo Simulation

L. Carastro, H. Yun, R. Poddar, M. A. Brooke, G. S. May, N. M. Jokerst – Georgia Institute of Technology

Packaging-Compatible Microtransformers on a Silicon Substrate

J. Y. Park, H. K. Hong, J. U. Bu LG Corporate Institute of Technology

Embedded Passive Components in MCM-D for RF Applications

C.-W. Ju, S.-P. Lee, Y.-M. Lee, S.-B. Hyun, S.-S. Park, M.-K. Song – Electronics and Telecommunications Research Laboratory

Complex Ultrasound Emitter and Micro-Wave Irradiator for Inner-Cavity Action

S. V. Belavskaya, V. A. Vityugov, V. G. Adoniev, L. I. Lisitsyna – Novosibirsk State Technical University

Monday, May 22, 2000

1:30 P.M. - 5:30 P.M.

Session 07: Optical Alignment

Techniques

Committee: Optoelectronics

Session CoChairs:

Dariusz Sieniawski – Nortel Networks Tel: 613-765-3023 Fax: 613-765-2471 Email: dariusz@nortelnetworks.ca

Bill Ring – Hewlett-Packard Company Tel: 011-44-1473-742250

Fax: 011-44-1473-241110 Email: bill_ring@hp.com

An Innovative Micro Optical Elements Assembly Robot Characterized by High Accuracy and Flexibility

A. Wuersch, M. Scussat, de Graffenried, R. Clavel, R.P. Salathe, T. Sidler, B. d Gachter, H. Ehbets, P. Vigouret, C.A. Knuchel – EPFL

Analysis of Alignment Tolerant Hybrid Optoelectronic Receivers for High Density Interconnection Substrates M. Vrazel, N.M.Jokerst, R. Mallov, Y. Joo,

M. Vrazel, N.M.Jokerst, R. Malloy, Y. JooM. Brooke, J. Chang, L. Carastro –Georgia Institute of Technology

3D Optoelectronic Stacked Processors and Free-Space Optical Interconnects

P. Marchand, S. Esener, X. Zheng, D. Huang, E. Yuceturk, Y. Liu, M. Hibbs-Brenner, V. Ozguz, J. Carson, S. He, D. Albert – UCSD-ECE

Two-Dimensional Optical Interconnect between CMOS IC's

L. Vanwassenhove, R. Baets, M. Brunfaut, J. Van Campen-hout, J. Hall, K. Ebeling, H. Melchior, A. Neyer, H. Thienpont, R. Vounckx, J. Van Koetsem, P. Heremans, F.-T. Lentes, D. Litaize – University of Gent-IMEC

Methods for Passive Fiber Chip Coupling of Integrated Optical Devices R. Hauffe, R. Moosburger, U. Siebel, K.

R. Hauffe, R. Moosburger, U. Siebel, R Petermann, J. Kropp, D. Arndt – Technical University of Berlin

Comparison of Active and Passive Fiber Alignment Techniques for Multimode Laser Pigtailing

P. Karioja, J. Ollila, V.-P. Putila, K. Keranen, J. Hakkila, H. Kopola – VTT Electronics & Infotech Oulu

Electroless Plating of Optical Fibers for Hermetic Feedthrough Seals

J. E. Watson, G. Shreve, M. Miller, D. Stevens, C. Sykora, D. LaBella, K. Ostby, W. Smith – 3M Fiber Optics and Electronic Materials Technology Center

1:30 P.M. - 5:30 P.M.

Session 08: Systems Level Electrical and Thermal Modeling Committee: Modeling & Simulation

Session CoChairs:

John L. Prince – University of Arizona Tel: 602-621-6187 Fax: 602-621-2999 Email: prince@ece.arizona.edu

Tony Mak – Dallas Semiconductor Corporation

Tel: 972-371-4364 Fax: 972-371-4381

Email: t.mak@ieee.org

Bandwidth Predictions for High-Performance Interconnections

A. Deutsch, G V. Kopcsay, P.W. Coteus, C.W. Surovic, P. E. Dahlen, D. L. Heckmann, D.-W.Dian – IBM Research Division, T. J. Research Center

Design, Modeling and Simulation Methodology for Source Synchronous DDR Memory Subsystems

N. Pham, M. Cases, J. Bandyopad-hyay – IBM Corporation, Netfinity PC Servers

Enhancing Power Distribution System through 3D Integrated Models, Optimized Designs, and Switching VRM Model

Y. L. Li, David G. Figueroa, C. Y. Chung, T. G. Yew, Shamala A. Chickamenahalli – Intel Corporation

Meeting the Heat Removal Requirements of High Density Wafer Level Packages

C. Patel, S. Agraharam, K. Martin, J. Meindl – Georgia Institute of Technology

Bridging the Gap: Package Level and System Level Thermal Modeling

W. Wang, S. Liou, Y. S. Sun, J. Y. Lai, C. Tien, T. D. Her, M. Michael, B. Jafari – Siliconware USA Inc.

High Resolution Thermal Simulation of Electronic Components

G. Hanreich, J. Nicolics – Vienna University of Technology, Inst. 355

Thermal and Electrical Performance for Wafer Level Package

S. W. Park, J. M. Kim, H. Gil Baik, J. T. Moon – Hyundai Electronics Co., Ltd.

1:30 P.M. - 5:30 P.M.

Session 09: Underfill Materials Committee: Materials & Processing

Session CoChairs:

Rajen Chanchani – Sandia National Laboratories

Tel: 505-844-3482 Fax: 505-844-7011 Email: chanchr@sandia.gov

A. Schubert – Fraunhofer Institute

Tel: 011-49-30-46403-134 Fax: 011-49-30-46403-211 Email: schubert@izm.fhg.de

Investigation on Effect of Coupling Agents in Epoxy Based Underfill Material for Flip-Chip Applications

S. Luo, C. P. Wong – Georgia Institute of Technology

Study of Reliability and Processability for Preset Under Fill Sheet Material As Future Standard Flip Chip Packaging Process

H. Noro, M. Mizutani, M. Kuwamura, H. Usui, S. Ito – Nitto Denko Corporation

Study on Reflowable Underfill Materials for Different Clip Chip Processes

C. Kallmayer, E. Jung, K.-F. Becker, J. Kloeser, R. Aschenbrenner, H. Reichl – Fraunhofer Institute of Reliability and Microintegration

Studies on a Reflowable Underfill for Flip Chip Applications

T. Wang, C. Lum, J. Kee, T. H. Chew, P. Miao, L. Foo, C. Lin – Questech Solutions Pte., Ltd.

Evaluating Underfill Materials for High Reliability Applications

J. P. Goodelle, J. J. Gilbert, R. E. Fanucci – Lucent Technologies

Adhesion Characterization of No-Flow Underfills Used in Flip Chip Assemblies and Correlation with Reliability

J. Lu, B. Smith, D. F. Baldwin – Georgia Institute of Technology

Study on Rate-Dependent Behaviors of Underfills Based on Two-Phase Composites

H. Wang, Z. Qian, S. Liu, M. Lu, J. Wul – Wayne State University; C. P. Wong – Georgia Institute of Technology

1:30 P.M. - 5:30 P.M.

Session 10: Chip Scale Packaging Committee: Advanced Packaging

Session CoChairs:

Sudipta K. Ray – IBM Microelectronics Tel: 914-894-6240 Fax: 914-892-6214

Email: skray@us.ibm.com

Raj N. Master - AMD

Tel: 408-982-7023 Fax: 408-982-6164 Email: raj.master@amd.com

Characterization of a Novel Fine Pitch Ball Grid Array Package for Flash Memory Application

Sidharth, V. Valluri, R. Gannamani, M. Zhang – Advanced Micro Devices

The Application of HITCE Ceramic Material for LGA-type Chip Scale Package

K. Maeda, M. Higashi, M. Kokubu, S. Nakagawa – Kyocera Corporation

Mini-LOC, A Low Cost, High Reliability Leadframe Based CSP Package

J.-M. Jao, T. Dar Her, C. P. Hung, E. Ko, R. H.Y. Lo – Siliconware Precision Industries Co., Ltd.

Chip-Scale Packaging of Power Devices and its Applications in Integrated Power Electronics Modules

X. Liu, G.-Q. Lu – Virginia Tech

Development of Flex Stackable Carriers

H. Isaak, P. Uka – Dense-Pac Microsystems

Triple-Chip Stacked CSP

Y. Fukui, Y. Yano, H. Juso, Y. Matsune, K. Miyata, A. Narai, Y. Sota, Y. Takeda, K. Fujita, M. Kada – SHARP Corporation

CSP Assembly Reliability and Effects of Underfill and Double-sided Population

R. Ghaffarian, N. P. Kim – California Institute of Technology

1:30 P.M. - 5:30 P.M.

Session 11: Reliability Test Methods Committee: Quality & Reliability

Session CoChairs:

Patrick Thompson – Motorola, Inc. Tel: 480-413-3295 Fax: 480-413-4511 Email: rsxp60@email.mot.com

Jo Caers – Nederlandse Philips Bedrijven

Tel: 011-31-40-273-3377 Fax: 011-31-40-273-6815 Email: caers_jfj@cft.philips.nl

Prediction of the Crack Initiation of GaAs in a Soldered Assembly

B. Su, M. L. Dunn, Y. C. Lee – University of Colorado at Boulder

Interfacial Degradation of Epoxy Coated Silicon Nitride

J. Park, D. G. Harlow - Lehigh University

Characterization of Interfaces Involving Electrically Conductive Adhesives Using Electron-Beam Moire and Infrared Microscopy

A. J. Slifka, E. S. Drexler - NIST

A Novel Method and Device for Solder Joint Quality Inspection by Using Laser Ultrasound

S. Liu, D. Erdahl, I. C. Ume – Georgia Institute of Technology; A. Acharil – Visteon-Ford

Wire Pull on Fine Pitch Pads: An Obsolete Test for First Bond Integrity V. Sundararaman, D. Edwards, W. Subido, H.Test – Texas Instruments, Inc.

Qualification Processes of PEMS for a USMC Missile System: A Case Study N. E. Strifas, C. W. Vaughan – Naval Surface Warfare Center D/D

Non-Invasive Optical Assessment of Packaging-Induced Defects in High-Power Laser Diodes

A. Baerwolff, J. W. Tomm – Max-Born-Institut fur Nichtlineare Optik und Kurzzeitspektroskopie

1:30 P.M. - 5:30 P.M. Session 12: RF Components/Performance

Components/Performance
Committee: Components & RF

Session CoChairs: Amit P. Agrawal – Hewlett Packard Company

Tel: 650-857-5022 Fax: 650-857-3830 Email: amit_agrawal@hp.com

Lih-Tyng Hwang – Motorola, Inc. Tel: 480-413-3815 Fax: 480-413-4511 Email: L.Hwang@motorola.com MCM Technology for RF Tunable Band Pass Filters Implemented by Integration of GaAs FET's and Selectively Oxidized Porous Silicon (SOPS)

J.-S. Lee, M.-L. Ha, Y.-S. Keon – Korea Advanced Institute of Science and Technology

A New Method to Interconnect PCB Layers in GHz Frequency Range

S. Kiani – MIT; M. Khusid – Teradyne Connection Systems

Electrical Performance Improvements on RFICs Using Bump Chip Carrier Packages as Compared to Standard Small Outline Packages

T. S. Horng, S. M. Wu, J. Y. Li – National Sun Yat-Sen University; C. T. Chiu, C. P. Hung – Advanced Semiconductor Engineering

A New Technique for the High Frequency Characterization of Multi-Terminal Capacitors

D. G. Figueroa, Y. L. Li, C. Y. Chung, F. Yahyaei-moayyed, M. Taniguchi – Intel Corporation

RF Electrical Measurements of Fine Pitch BGA Packages

M. F. Caggiano, S. Bulumulla, D. Lischner – Rutgers University

High Frequency Performance of Integral Capacitors in Cofired Ceramic Substrates

Y. Taguchi, M. Itagaki, O. Inoue, J.-I. Kato, K. Eda – Matsushita Electric Industrial Co., Ltd.

Accurate Measurement and Characterization up to 50 GHz of CPW-Based Integrated Passives in Microwave MCM-D

G. Carchon, S. Brebels, W. De Raedt, B. Nauwelaers – ESAT-TELEMIC

Tuesday, May 23, 2000

8:00 A.M. - 12:00 P.M.

Session 13: High Speed Optoelectronic Packaging

Committee: Optoelectronics

Session CoChairs:

Werner Hunziker - Opto Speed SA

Tel: 011-41-16332172 Fax: 011-41-16332158

Email: whunziker@optospeed.ch

William M. Sherry – ANADIGICS Tel: 908-668-5000 ext.5582

Fax: 908-412-5985

Email: wsherry@anadigics.com

High Speed, High Performance Laser Modules

A. M. Benzoni - Ortel Corporation

High Speed Packaged Electro-absorption Modulators for Optical Communications

A. E. Bond, G. Shtengel, Y. Akulova, P. Singh and C. L. Reynolds – Bell Labs, Lucent Technologies

Packaging Technology for 40-Gb/s Optical Receiver Module with an MU-Connector Interface

N. Iwasaki, M. Yanagibashi, H. Tsunetsugu, K. Kato, F. Ishitsuka, M. Hosoya, H. Kikuchi – NTT Telecommunications Energy Laboratories

Impedance Measurement Techniques and Impedance Requirements of Package/Driver Interfaces with Lithium Niobate External Modulators G. McBrien – JDS Uniphase

Module Packaging for High-Speed Serial and Parallel Transmission

H. Karstensen, F. Auracher, N. Ebel, J. Fiedler, V. Plickert, L. Melchior, L. Leininger, M. Bittner, M. Festag, M. Wicke, S. Meyer – Infineon Technologies

Physical Layer Strategies for 10 Gigabit Ethernet

R.V. Penty, M. Webster, A.B. Massara, I.H. White – University of Bristol

800Mbit/s/ch x 12ch, True DC-coupled Parallel Optical Interconnects Using Single-Mode Fiber and 1310 nm LD Array

A. Takai, H. Furuichi. K. Tonehira, A. Miura, Y. Fukashiro, S. Ueno, T. Haga, T. Toyonaka, T. Suejima, K. Saitoh – Hitachi Corporation

8:00 A.M. - 12:00 P.M.

Session 14: Electrical Modeling and Characterization

Committee: Modeling & Simulation

Session CoChairs:

Ravi Kaw – Hewlett Packard Company

Tel: 650-857-8452

Email: RAVI_KAW@hp.com

Bruce Kim – Michigan State University Tel: 517-432-2630 Fax: 517-353-1980

Email: kimb@egr.msu.edu

High-Frequency Electrical Performance of a New High-Density Multiple Line Grid Array (**MLGA) Package

S. Ahn, J.-W. Lee, J. Kim, W. Ryu, J. Kim – Korea Advanced Institute of Science and Technology; Y.-S. Kim, C. K. Yoon – Glotech

Rules for Robust Generation of Accurate Reduced-Order Model of High-Speed Coupled Interconnections

A. C. Cangellaris, M. Migarashi – University of Illinois at Urbana-Champaign

Characterization of Microstrip Meanders in PCB Interconnects

N. Orhanovic, R. Raghuram, N. Matsui – Applied Simulation Technology

An All Purpose Dispersive Multiconductor Interconnect Model Compatible with PRIMA

S. Pasha, A.C. Cangellaris, J.L. Prince – University of Arizona

Network Analyzer Calibration Methods for High-Density Packaging Characterization and Validation of Simulation Models

C. L. Hammond, K. L. Virga – University of Arizona

A Measurement Study of Transmission Lines on Microstrip and Stacked Pair Structure for High Speed Signals

T. Usami, Y. Ohdate, Y. Ikemoto, T. Suga – University of Tokyo; K. Otsuka – Meisei Unversity

Optimal Structure of Wafer Level Package for the Electrical Performance of RDD

M.-H. Ahn, D. Lee, S.-Y. Kang – Samsung Electronics Company

8:00 A.M. - 12:00 P.M.

Session 15: High Density Chip and PWB Technologies

Committee: Manufacturing Technology

Session CoChairs:

Claude Ladouceur – IBM Canada, Ltd. Tel: 450-534-7314 Fax: 450-534-6773 Email: cladouce@ca.ibm.com

Tom Swirbel – Motorola, Inc. Tel: 954-723-5671 Fax: 954-723-5440 Email: ets003@email.mot.com

Ultra-thin Bumped and Stacked WLP Using Thru-Silicon Vias

S. Savastiouk, O. Siniaguine, E. Korczynski – Tru-Si Technologies

Sacrificial Metal Wafer Level Burn-In KGD

W. L. Ivy, P. Godavarti, N. Alizy, T. McKenzie, D. Mitchell – Motorola Inc. - Semiconductor Products Sector (SPS)

Hybrid Assembly Technology for Flip Chip on Chip (FCOC) using PBGA Laminate Assembly

J. Dufresne, S. Ouimet, T. R. Homa – IBM Corporation

Study on Metal Adhesion Mechanisms in High Density Interconnect Study on Metal Adhesion Mechanisms in High Density Interconnect Printed Circuit Boards

L. Martin – Motorola, Inc.; C. P. Wong – Georgia Institute of Technology

Manufacturing Productivity Improvements for PBGA and Flip Chip Substrates in PWB Factory

D. E. Chrzanowski, D. A. Stanke, R. A. Lapcevich – IBM Microelectronics

The Other Side of UV:YAG Laser in PCB Production, Some Experiments and Experiences, Not Always Microvia Related

R. Kohler, J. Kaminski - Multek Europe

Endoscopic Inspection of Solder Joint Integrity in Chip Scale Packages

Y. C. Chan, C. W. Tang, P. L. Tu – City University of Hong Kong

8:00 A.M. - 12:00 P.M.

Session 16: Material Characterization and Modeling

Committee: Materials & Processing

Session CoChairs:

Quinn Tong – National Starch & Chemical Company

Tel: 908-685-5227 Fax: 908-685-7400 Email: quinn.k.tong@nstarch.com

C.P. Wong – Georgia Institute of Technology

Tel: 404-894-8391 Fax: 404-894-9140 Email: cp.wong@mse.gatech.edu

The Mechanics and Impact of Hygroscopic Swelling of Polymeric Materials in Electronic Packaging

E.H. Wong, K.C. Chan, R. Rajoo, T.B. Lim

– Institute of Microelectronics

Influence of Chemistry and Applied Stress on Reliability of Polymer and Substrate Interfaces

S. Y. Y. Leung, S.-J. Luo, D. C. C. Lam, C. P. Wong – The Hong Kong University of Science and Technology

Study on Surface Tension and Adhesion in Electronic Packaging

S. Luo, M. Vidal, C. P. Wong – Georgia Institute of Technology

Thermal and Mechanical Characterization of ViaLux (TM) 81: A Novel Epoxy Photo-Dielectric Dry Film (PDDF) for Microvia Applications

(PDDF) for Microvia Applications
R. C. Dunne, S. K. Sitaraman, S. Luo, C.
P. Wong, W. E. Estes, M. Periyasamy, J.
C. Coburn – Georgia Institute of
Technology

Interface Adhesion Between Copper Leadframe and Epoxy Molding Compound: Effects of Surface Finish, Oxidation and Dimples

J.-K. Kim, M. Lebbai, M. F. F. Yuen, J. Liu, J. H. Kim – Hong Kong University of Science and Technology

Modeling the Conduction Mechanism of Isotropic Conductive Adhesives: ECRM Model

A. Mikrajuddin, F. G. Shi, K. Okuyama, S. Chungpaiboonpatana, J. M. Adams, C. Davidson – University of California

Effective Dielectric Constant Prediction of Polymer-ceramic Composite Based on Self-consistent Theory

Y. Rao, J. Qu, C. P. Wong, T. Marinis – Georgia Institute of Technology

8:00 A.M. - 12:00 P.M. Session 17: Flip Chip Reliability

Committee: Quality & Reliability Session CoChairs:

Donna Noctor – Lucent Technologies Tel: 610-712-5388 Fax: 610-712-6596 Email: dmnoctor@lucent.com

Harry Charles – The Johns Hopkins Univ. APL

Tel: 240-228-8050 Fax: 240-953-6119 Email: Harry_Charles@jhuapl.edu

Reliability Modeling of Flip-chip Interconnect Bump Extrusion

A. Lucero, N. Mencinger, R. Dias – Intel Corporation

Experimental and Numerical Reliability Investigations of FCOB Assemblies with Process-induced Defects

A. Schubert, R. Dudek, J. Kloeser, B. Michel, H. Reichl – Fraunhofer IZM; T. Hauck, K. Kaskeun – Motorola

Assessment of Flip Chip Interconnect Integrity using Scanning Acoustic Microscopy

R. K. Wolf, T. Hooghan, M. Bachman, R. Weachock – Lucent Technologies

Flip Chip Assembly Utilizing Anisotropic Conductive Films: A Feasibility Study

J. White, D. Delaney - Motorola, Inc.

Prediction of Fatigue Crack Initiation Between Underfill Epoxy and Substrate D. Will Y. C. Lee - University of Colorado

D. Wu, Y. C. Lee – University of Colorado at Boulder

Thermally Induced Deformations in a Flip-Chip HDI Substrate

E. S. Drexler - NIST

Effect of Circuit Board Flexure on Flip Chips Before Underfill

M. K. Chengalva, N. Jester, S. C. BaxterDelphi Automotive Systems

8:00 A.M. - 12:00 P.M.

Session 18: MEMS Packaging and Bonding Technology

Committee: Interconnections

Session CoChairs: Matt Schwiebert – Agilent Technologies

Tel: 707-577-5268 Fax: 707-577-4787 Email: matt_schwiebert@agilent.com

David McCann – Micro Systems Engineering, Inc.

Tel: 503-635-4016 Fax: 503-635-9610 Email: mccannd@biotronik.com

Challenges in Interconnection and Packaging of Microelectromechanical Systems (MEMS)

R. Ramesham – California Institute of Technology

One Micron Precision, Wafer-Level Aligned Bonding for Interconnect, MEMS and Packaging Applications A. R. Mirza – Electronic Visions, Inc.

MEMS Modular Packaging and Interfaces

M. Schuenemann, V. Grosser, R. Leutenbauer, H. Reichl, G. Bauer, W. Schaefer – Fraunhofer-Institute for Manufacturing Engineering and Automation IPA

MEMS Sensor Multi-chip Module Assembly with TAB Carrier-Pressure Belt for Aircraft Flight Testing

N. P. Kim, M. J. Holland, M. H. Tanielain, R. Poff – Boeing Phantom Works, Information, Communication, Sensor & Electronic Technologies

Solder Bars - A Novel Flip Chip Application for High Power DevicesP. Elenius, H. Yang, R. Benson – Flip

Chip Technologies

Feasibility of Surface Activated Bonding for Ultra-fine Pitch Interconnection - A New Concept of Bump-less Direct Bonding for System Level Packaging

T. Suga - The University of Tokyo

Gold-Aluminum Wirebond Interface Testing Using Laser-Induced Ultrasonic Energy

B. M. Romenesko, H. K. Charles, B. K. Siu – The Johns Hopkins University

Tuesday, May 23, 2000

1:30 P.M. - 5:30 P.M.

Session 19: Low-Cost Optoelectronic Packaging

Committee: Optoelectronics

Session CoChairs:

Mitchell S. Cohen – IBM Corporation Tel: 914-945-2857 Fax: 914-945-1974 Email: cohenms@watson.ibm.com

Alan J. Morrow – Corning, Inc. Tel: 607-974-3092 Fax: 607-974-9271 Email: morrowaj@corning.com

A Compact, Low-Cost WDM Transceiver for the LAN

B. E. Lemoff, L. Buckman, Andrea Schmit,D. W. Dolfi – Agilent Laboratories

Single Mode Fiber MT-RJ SFF Transceiver Module Using Optical Sub Assembly with a New Shielded Silicon Optical Bench

M. Iwase, T. Nomura, A. Izawa, H. Mori, S. Tamura, T. Shirai, T. Kamiya – The Furukawa Electric Co., Ltd.

A Novel Low-Cost Small-Form-Factor Transceiver Module

W. Hogan, D. Gaio, M. Cohen, J. Trewhella – IBM Corporation

Packaging CWDM Optics and Electronics for Low Cost Networking Applications

E. Grann, K. Herrity – Blaze Network Products

Low-Cost Laser Modules for SMT

W. Rehm, K. Adam, A. Goth, W. Jorg, J. Lauckner, J. Scherb, P. Aribaud, C. Artigue, C. Duchemin, B. Fernier, D. Keller, S. Kerboeuf, S. Rabaron, J.M. Rainsant, D. Tregoat, J.L. Nicque, A. Tournereau, P.J. Laroulandie, P. Berthier – Alcatel SEL AG

Low-Cost Packaging Techniques for Active Waveguide Devices

M. Shaw, M. Marazzi, S. Bonino – Pirelli Cavi & Sistemi

Electro-Optical Printed Circuit Board (FOPCR)

K. Schmieder, K.-J. Wolter – Dresden University of Technology

1:30 P.M. - 5:30 P.M.

Session 20: Power Distribution and EMI Modeling

Committee: Modeling & Simulation

Session CoChairs:

Moises Cases – IBM Corproation Tel: 512-838-6225 Fax: 512-823-5938

Email: cases@us.ibm.com

J. Peter Krusius – Cornell University Tel: 607-255-3401 ext.5034

Fax: 607-254-4777

Email: krusius@ee.cornell.edu

Noise Verification Across 3 Levels of Packaging Hierarchy for the IBM G5/G6 Mainframe

H. Smith, P. Venkatachalam, S. Kuppinger, W. Becker – IBM S/390 Laboratory

Physics Based Modeling of Simultaneous Switching Noise in High Speed Systems

S. Chun, M. Swaminathan, J. Srinivasan - Georgia Institute of Technology; L. D. Smith - Sun Microsystems; Z. Jin, M. K. Iyer – Institute of Microelectronics

Investigation of Power/Ground Plane Resonance Reduction Using Lumped RC Elements

G. W. Peterson, J. L. Prince, K. L. Virga – University of Arizona

Direct Generation of Spice-Compatible Passive Reduced-Order Models of Ground/Power Plants

M. J. Choi, K.-P. Hwang, A. Cangellaris – University of Illinois at Urbana-Champaign

Electromagnetic Radiation and Simultaneous Switching Noise in a CMOS Device Packaging

T. Sudo, J. Kudo – Toshiba Corporation

Effect of Plating Stubs of BGA Packages on Spurious EM Radiation

H. Yue, M. Lamson – Texas Instruments

Design, Simulation, Fabrication, and Characterization of Package-Level Micro-Shielding for EMI/EMC Management in BGA Environment E. Diaz-Alvarez, J. P. Krusius – Cornell University

1:30 P.M. - 5:30 P.M.

Session 21: Low Cost Good Die (KGD/Burn-In)

Committee: Interconnections

Session CoChairs:

Paul A. Totta – IBM Corporation Tel: 914-894-2618 Fax: 914-892-6576

Email: totta@us.ibm.com

Corey Koehler – Amkor Technology

Tel: 480-821-2408 ext.5373 Fax: 480-821-6730

Email: ckoeh@amkor.com

The Die Products Consortium

S. Bridges, L. Gilg – National Semiconductor

An Overview of MCM/KGD Development Activities in Japan

T. Sudo - Toshiba Corporation

Single Chip Test and Burn-in

J. A. Forster – Texas Instruments, Inc.

Wafer Level Burn-In

D. Conti, J. VanHorn - IBM Corporation

Chip Scale Package vs. Direct Chip Attach

D. Arnold, R. Richmond – Texas Instruments

Selecting Methods for Packing, Shipping, and Handling of Low Cost Die

C. E. Gutentag, R. A. Sierra – Tempo Electronics

1:30 P.M. - 5:30 P.M.

Session 22: Plating and Under Bump Materials

Committee: Materials & Processing

Session CoChairs:

Eric Perfecto – IBM Microelectronics

Tel: 914-894-4400 Fax: 914-892-6208

Email: perfecto@us.ibm.com

Ted Tessier – Micro Systems Engineering

Tal. Eng ege

Tel: 503-635-4016 ext.1327

Fax: 503-699-2790

Email: tessiert@biotronik.com

Selective Etching of Ti/TiW Barrier Layers in the Presence of Electroplated Pb-Sn Solders in Flip Chip Systems: Challenges and Development

L. N. Ramanathan, D. Mitchell, C. Beddingfield – Motorola, Inc.

Under Bump Metallurgies for a Wafer Level CSP with Eutectic Pb-Sn Solder Ball

S. J. Cho – Hyundai Electronics Industries

Investigation of High Reliability Micro Bump Plating Technique on Tape Carrier

A. Chinda, A. Matsuura, O. Yoshioka, M. Mita – Hitachi Cable, Ltd.

A Barrier Metallization Technique on Copper Substrates for Soldering Applications

W. W. So, S. Choe, R. Chuang, C. C. Lee – University of California

Advanced Surface Plating on the Organic FC-BGA Package

Y. Tomita, Q. Wu, A. Maeda, S. Baba, N. Ueda – MITSUBISHI Electric Corporation

Assessment on the Effects of Electroless Nickel Plating on the Reliability of Solder Ball Attachment to the Bond Pads of PBGA Substrate S.-W.R. Lee, C. C. Yan, R. Yuen – The

S.-W.R. Lee, C. C. Yan, R. Yuen – The Hong Kong University of Science and Technology

Fabrication and Adhesion of Low Stress Electroless Ni-Cu-P Bump on Copper Pad

C.-J. Chen, K.-L. Lin – National Cheng Kung University

1:30 P.M. - 5:30 P.M.

Session 23: Adhesives

Committee: Materials & Processing

Session CoChairs:

Jim Morris – State University of New York at Binghamton

Tel: 607-777-4774 Fax: 607-777-4464

Email: j.e.morris@ieee.org

Johan Liu – Chalmers University of Technology

Tel: 011-46-31-772-3821 Fax: 011-46-31-772-3819

Email: johan.liu@pe.chalmers.se

Recent Advancements in Olefin Thermoset Adhesive

M. N. Nguyen, I. Y. Chien, P. M. Knoll – Honeywell Electronic Materials

Conductive Ink for Through Hole Applications

A. Y. Xiao, Q. K. Tong, A. C. Savoca, R. L. Frentzel, H. Van Oosten – National Starch and Chemical Company

Development of Conductive Adhesive Materials for Via Fill Applications

S.K. Kang, S. Buchwalter, N. Labianca, J. Gelorme, S. Purushothaman, K. Papathomas, V. Markovich, T. Miller, M. Poliks – IBM T. J. Watson Research Center

Development of High Performance Surface Mount Conductive Adhesives

Daoqiang Lu, C. P. Wong, Quinn K. Tong, Eric Zhang – National Starch and Chemical Company

Effect of Non-Conducting Filler Additions on Anisotropic Conductive Adhesives (ACAs) - Properties and Reliability of ACAs Flip Chip on Organic Substrates

M. J. Yim, K. W. Paik – Korea Advanced Institutes Science and Technology

Electrical Characteristics of an ACF Bond as a Function of Temperature and Humidity Aging

J. D. Weidler, R. D. Burg, J. H. Constable – State University of New York

Reworkable Underfills for Flip Chip, BGA, and CSP Applications

L. Wang, R. Kang, H. Li, D. Baldwin, C. P. Wong – Georgia Institute of Technology

1:30 P.M. - 5:30 P.M.

Session 24: MCM and Advanced Packaging Technology Committee: Advanced Packaging

Session CoChairs:

E. Jan Vardaman – TechSearch International, Inc.

Tel: 512-372-8887 Fax: 512-372-8889 Email: 312-3566@mcimail.com

Rick Sigliano – Kyocera America, Inc. Tel: 619-576-2792 Fax: 619-569-9412 Email: rick.sigliano@kyocera.com

Packaging Technology for High Performance CMOS Server

A. Fujisaki, M. Suzuki, H Yamamoto – Fujitsu Limited

Multichip SMT Power Package for Automotive Market

H. Wieser, M. Paulasto, T. Hauck, C. Trigas – Motorola, Inc.

Design, Numerical Simulation and Optimization of Heat Sinks using Icepak(TM)

M. J. Marongiu, G. S. Fallon, M. K. Berhe – MJM Engineering Co.

Laser Programmable Multichip Module Using Vertical Make-link

J.-H. Lee, G. Zhuo, J. B. Bernstein – University of Maryland at College Park

Evaluation and Characterization of High-Performance Filling Encapsulants for System-on-Chip (SOC) Application

J. Wu, S. Bhattacharya, M. Wong, C. Lloyd, C. P. Wong, R. Tummala – Georgia Institute of Technology

MOSFET BGA Package

R. Joshi, H.Granada, C. Tangpuz – Fairchild Semiconductor Corporation

Over-coated Flip-chip Fine Package Development for MCM Fabricated with Si IC and GaAs MMIC

H. Kurata, K. Mitsuka, H. Matsushita – New Japan Radio Co., Ltd.; T. Ogata – Saga Electronics

Wednesday, May 24, 2000

8:00 A.M. - 12:00 P.M.

Session 25: Optoelectronic Packaging Materials and Reliability Committee: Optoelectronics

Session CoChairs:

Martin Groeneveld – Uniphase Netherlands B.V.

Tel: 011-31-40-2742524
Fax: 011-31-40-2744938
Fmail: Martin Groeneveld@nl id

 ${\bf Email:} {\bf Martin.} {\bf Groeneveld@nl.jdsunph.}$

com

Jon Hall – Caswell Technology Tel: 011-44-1327356414 Fax: 011-44-1327356775 Email: jon.hall@gecm.com

Highly Accelerated Life Testing for Non-Hermetic Laser Modules

C.D. Theis, D.J. Siconolfi, R.B. Comizzoli, P.A. Kiely, U.K. Chakrabarti, J.W. Osenbach – Lucent Technologies

Self-Organized Waveguide Coupling Method "SOLNET" and its Application to Film Optical Circuit Substrates

T. Yoshimura – Fujitsu Computer Packaging Technologies, Inc.

New Technology for Electrical/Optical Systems on Module and Board Level

D. Krabe, F. Ebling, N. Arndt-Staufenbiel, G. Lang, W. Scheel – Fraunhofer-Institute for Reliability and Microintegration IZM

Epoxy Adhesives for Optical Element Attachment in Planar Passive Optical Components

J. G. Liu, B. M. Anderson, E. Bergman, S. Fairchild – Lucent Technologies, Inc.

Experimental and Numerical Studies in the Evaluation of Epoxy-Cured Fiber Optic Connectors

K. Broadwater, P. F. Mead – CALCE Electronics Products and Systems Consortium

The Corrosion Behavior of BK-7 Glasses for use in Non-Hermetic Electro-Optic Devices

C. D. Theis, D. A. Fleming, J. W. Osenbach – Lucent Technologies, Inc.

Modeling Alignment Shift of Soldered Optical Fiber

A. Powell

Massachusetts Institute of Technology

8:00 A.M. - 12:00 P.M.

Session 26: Electronic Packaging Education I

Committee: Education

Session CoChairs:

Paul Wesling – Tandem Computers, Inc.

Tel: 408-285-9555 Fax: 408-285-9670 Email: p.wesling@ieee.org

Rao R. Tummala – Georgia Institute of Technology

Tel: 404-894-9097 Fax: 404-894-3842 Email: rao.tummala@ee.gatech.edu

Georgia Tech's Practice-oriented Masters Program in Microelectronics Packaging

L. Conrad, R. Tummala, G. May – Georgia Institute of Technology

Networking the Electronics Packaging Education

Z. Illyefalvi-Vitez, J. Nicolics, L. Golonka, P. Mach, P. Svasta – Technical University of Budapest

An Internet Course on Conductive Adhesives for Electronics Packaging J. Liu. J. E. Morris – Chalmers University

J. Liu, J. E. Morris – Chalmers University of Technology

New Course Development in Electronic Product and System Cost Analysis

P. Sandborn – University of Maryland

Mixed Signal System Design Course Development

H. Tenhunen – Royal Institute of Technology

Sensors' Education and Related Student Research Projects

G. Harsanyi, I. Lepsinji – Technical University of Budapest

Interactive Learning Modules for Electrical Engineering Education

D. L. Millard – Rensselaer Polytechnic Institute

8:00 A.M. - 12:00 P.M.

Session 27: Thermo-Mechanical Simulation and Modeling I Committee: Modeling & Simulation

Session CoChairs:

Erdogan Madenci – University of Arizona

Tel: 520-621-6113 Fax: 520-621-8191 Email: madenci@u.arizona.edu

Pradeep Lall – Motorola, Inc.

Tel: 847-538-9885 Fax: 847-523-3623 Email: EPL006@email.mot.com

Effect of Simulation Methodology on Solder Joint Crack Growth Correlation

R. Darveaux - Amkor Technology, Inc.

Finite Element Modeling of BGA Packages for Life Prediction

G. Gustafsson, I. Guven, V. Kradinov, E. Madenci – University of Arizona

Revisit of Life Prediction Models for Solder Joints

T. Anderson, A. Barut, I. Guven, E. Madenci – University of Arizona

Determination of Visco-Elastic Properties During the Curing Process of Underfill Materials

L. J. Ernst, C. van 't Hof, D. G. Yang, M. S. Kiasat – Delft University of Technology; G. Q. Zhang, H. J. L. Bressers, J. F. J. Caers, A. W. J. den Boer, J. Janssen – Philips

FEA Simulation on Moisture Absorption in PBGA Packages Under Various Moisture Pre-Conditioning

L. T. Fai – Advanced Micro Devices (Singapore) PTE LTD

Durability/Reliability of BGA Solder Joints Under Vibration Environment

T. E. Wong, F. W. Palmierei, B. A. Reed, H. S. Fenger, H. M. Cohen, K. T. Teshiba – Raytheon Systems Company

Interfacial Adhesion Study for Low-k Interconnects in Flip-chip Packages

M. R. Miller, P. S. Ho - The University of Texas at Austin

8:00 A.M. - 12:00 P.M.

Session 28: Lead Free Interconnects: Solders and Conductive Adhesives Committee: Interconnections

Session CoChairs:

Jong-Kai Lin – Motorola, Inc.

Tel: 480-413-3254 Fax: 480-413-4511

Email: jong-kai.lin@motorola.com

Goran Matijasevic – ORMET Corporation

Tel: 760-931-7099 Fax: 760-431-6971

Email: ormet@pacbell.net

Eutectic Sn-Ag Solder Bump Process for ULSI Flip Chip Technology

H. Ezawa, M. Miyata, S. Honma, H. Inoue, T. Tokuoka, J. Yoshioka – Toshiba Corporation Semiconductor Company

Flip Chip with Lead Free Solders on Halogen Free Microvia Substrates

G. Baynham, D. F. Baldwin, K. Boustedt, A. Johansson, C. Wennerholm, D. Patterson, P. Elenius – Georgia Institute of Technology

Under Bump Metallizations for Lead Free Solders

T. M. Korhonen, P. Su, M. A. Korhonen, C.-Y. Li – Cornell University

Novel Die Attach Films Having High Reliability Performance for Lead-Free Solder and CSP

S. Takeda, T. Masuko, Y. Hasegawa, Y. Odagawa, T. Kato – Hitachi Chemical Co., Ltd.

Effect of Joint Structure on Flip Chip Interconnection with FR4 Substrate Using Anisotropically Conductive Adhesive

Z. Lai, J. Liu – IVF-The Swedish Institute of Production Engineering Research

The Visibility of Anisotropic Conductive Film (ACF) as a Flip Chip Interconnection Technology

K. M. Kim, J. O. Kim, S. G. Kim, K. H. Lee, A. S. Chen, N. Ahmad, N. Dugbartey, M. Karnezos, S. Tam, Y. D. Kim, R. Pendse – ChipPAC, Inc.

Comparison of Flip Chip Technologies on Rigid Polyimide with Respect to Reliability and Manufacturing Costs

R. Miessner, C. Kallmayer, J. Kloeser, R. Aschenbrenner, H. Reichl, S. Ling, B. Le, A. Lew, R. Benson, E. Nhan – Fraunhofer Institute of Reliability and Microintegration

8:00 A.M. - 12:00 P.M.

Session 29: Connectors and Contacts Committee: Connectors & Contacts

Session CoChairs:

Eddie Kobeda – IBM Corporation

Tel: 919-543-2946 Fax: 919-543-6552

Email: kobeda@us.ibm.com

Rod Martens – Hewlett Packard Company

Tel: 970-898-7709 Fax: 970-898-2170 Email: rodm@fc.hp.com

How Do Material Properties of Electrical Conductors Effect the High Frequency Performance of Electrical Connectors?

J. Johnson, J. Milner - Brush Wellman

A New High Strength Copper-Tin-Zinc Alloy for Connectors and Other Conductive Springs

A. K. Bhargava – Waterbury Rolling Mills, Inc.

Development of a Wafer-Level Burn-in Test Socket for Fine-pitch BGA Interconnection

Q. Qiao, M. H. Gordon, W. F. Schmidt, Li Li, S. S. Ang, Biao Huang – University of Arkansas

High-Reliable Probe Card for Wafer Testing

S. Maekawa, M. Takemoto, Y. Kashiba – Mitsubishi Electric Corporation

Flexible Micro-Spring Interconnects for High Performance Probing

J. M. Haemer, S. K. Sitaraman, D. K. Fork, D. L. Smith, S. Mok, F. C. Chong – Georgia Institute of Technology

SMT Connectors for Removable Small Form Factor Transceiver Modules

W. Hogan, D. Gaio, S. Branch – IBM Corporation

The Effect of Sliding Wear on Lubricated Tin-Lead Contacts

N. Aukland, H. Hardee – New Mexico State University

8:00 A.M. - 12:00 P.M. Session 30: BGA Packaging Committee: Advanced Packaging

Session CoChairs:

Joseph W. Soucy – Draper Laboratory Tel: 617-258-2953 Fax: 617-258-1779

Email: Jsoucy@draper.com

Luu Nguyen – National Semiconductor Corporation

Tel: 408-721-4786 Fax: 408-746-2007 Email: Luu.nguyen@nsc.com

High Performance Package Designs for a 1.0 GHz Microprocessor

A. Hasan, A. Sarangi, C. S. Baldwin, R. L. Sankman, G. F. Taylor – Intel Corporation

Novel Jet Fluxing Application for Advanced Flip Chip and BGA/CGA Packages

R. N. Master, A. Dubey, M. Guardado, O. T. Ong, M.-L. Zhang, M. Khan, B. Donges, F. Okada – Advanced Micro Devices

New CBGA Package with Improved 2nd Level Reliability

R. Pendse, B. Afshari, N. Butel, J. Leibovitz, Y. Hosoi, M. Shimada, K. Maeda, H. Yonekura – ChipPAC Inc.

Assembly and Solder Joint Reliability of Plastic Ball Grid Array with Lead-Free Versus Lead-Tin Interconnect

K.-M. Levis, A. Mawer – Motorola Semiconductor Products Sector

Effect of Package Design and Layout on BGA Solder Joint Reliability of an Organic C4 Package

B. Chandran, D. Goyal, J. Thomas – Intel Corporation

Reliability of Flip Chip BGA Package on Organic Substrate

E.-C. Ahn, T.-J. Cho, J.-B. Shim, K.-W. Choi, H.-J. Moon, H.-K. Yoon, S.-Y. Kang, S.-Y. Oh – Samsung Electronics Co., Ltd.

Underfilled BGAs for Ceramic BGA Packages and Board-Level Reliability

T. Burnette, Z. Johnson, T. Koschmieder, B. Oyler – Motorola SPS

Wednesday, May 24, 2000

1:30 P.M. - 5:30 P.M.

Session 31: Parallel Optical Interconnects

Committee: Optoelectronics

Session CoChairs:

James E. Watson – 3M Company Tel: 651-733-3890 Fax: 651-736-8140

Email: jewatson@mmm.com

Torsten Wipiejewski – Siemens AG

Tel: 011-49-941202-1749 Fax: 011-49-941-202-1376

Email:

torsten.wipiejewski@hl.siemens.de

Current Progress of High Speed Parallel Optical Links for Computer Clusters and Switching Systems

K. Drogemuller, D. Kuhl, J. Blank, M. Ehlert, T. Kraeker, J. Hohn, D. Klix, V. Plickert, L. Melchior, P. Hildebrandt, M. Heinemann, F. P. Schiefelbein, L. Leininger, H.-D. Wolf, T. Wipiejewski, A. Ebberg – Infineon Technologies AG

Fabrication of a 2D Connector for Coupling a 4x8 Array of Small Diameter Plastic Optical Fiber (120/125 um) to

MCLED or VCSEL Arrays

A. Van Hove, T. Coosemans, K. Naessens, L. Vanwassenhove, P. Van Daele, R. Baets – University of Gent

High Performance Selectively Oxidized VCSEL Arrays for Parallel High-Speed Optical Interconnects

F. Mederer, M. Grabherr, F. Eberhard, I. Ecker, R. Jager, J. Joos, C. Jung, M. Kicherer, P. Schnitzer, H. Unold, D. Weidenmann, K.J. Ebeling – University of Ulm

ParaBIT-1: 60-Gb/s-Throughput Parallel Optical Interconnect Module

M. Usui, N. Sato, A. Ohki, N. Matsuura, N. Tanaka, K. Enbutsu, M. Amano, M. Hikita, T. Kagawa, K. Katsura, Y. Ando – NTT Telecommunications Energy Laboratories

Packaging Aspects of the Litebus(TM) Parallel Optoelectronic Module

B. Chan, P. Fortier, L. Freitag, G.Johnson, J. Sherman, J. Kuczynski, f. Guindon, M. Letourneau – IBM/Rochester; D. Demangone, M. Mentzer, D. Naghski, B. Trostle – FCI Electronics

Realization of Phased-array Multi-Length Laser Using Hybridly Integrated PICs

D. Van Thourhout, A. Van Hove, T. Van Caenegem, K. Vandeputte, I. Moerman, P. Van Daele, R. Baets – University of Gent;

X. J. M. Leijtens, M. K. Smit – Delft Technical University

System Level Packaging of High Density Optoelectronic Interconnections

C. J. Sherman, J. S. Nyquist, G. J. Grimes – University of Alabama at Birmingham

1:30 P.M. - 5:30 P.M.
Session 32: Electronic Packaging
Education II
Committee: Education

Session CoChairs: Albert F. Puttlitz Consultant

Tel: 802-899-4692 Fax: 802-899-4692 Email: alputtlitz@worldnet.att.net

Andrew Tay – National University of Singapore

Tel: 011-65-8742207 Fax: -7777936 Email: mpetayao@nus.edu.sg

Electronic Packaging Education at the University of Arkansas

W. D. Brown – University of Arkansas

A Web Based Course on Designing High Density Interconnect PCBs for Manufacturability

G. Ananda Rao, N. J. Rao – Indian Institute of Science

Distance Learning in Thermal Design of Electronic Systems-The IEEE/NSF Project

Y. Joshi, J. Sircars – CALCE Electronics Products; A. Bar-Cohen, K. Geisler – University of Minnesota; S. Bhavnani – Auburn University

Progress in Electronics Packaging Virtual Laboratory Development

P. Gordon, L. Hertel, I. Kallai, I. Lepsenyi, Z. Illyefalvi-Vitez, P. B. Bojta, L. Varnai – Technical University of Budapest

The Virtual Packaging LaboratoryG. S. May, D. L. Light – Georgia Institute of Technology

Recent Experiences on Developing Multimedia Educational Modules
B. C. Kim – Michigan State University

IC Packaging Education at the University of the Philippines

M. G. Mena – University of the Philippines, College of Engineering

1:30 P.M. - 5:30 P.M. Session 33: Thermo-Mechanical Modeling and Simulation II Committee: Modeling & Simulation Session CoChairs: Suresh K. Sitaraman – Georgia Institute of Technology

Tel: 404-894-3405 Fax: 404-894-9342 Email:

suresh.sitaraman@me.gatech.edu

George A. Katopis – IBM Corporation Tel: 914-435-6719 Fax: 914-435-1593 Email: katopis@us.ibm.com

An Integrated Process Modeling
Methodology and Module for
Sequential Multilayered Substrate
Fabrication using a Coupled CureThermal-Stress Analysis Approach
R. C. Dunne, S. K. Sitaraman – Georgia
Institute of Technology

Solder Joint Shape Formation Under Constrained Boundaries in Wafer Level Underfill

L. Nguyen and H. Nguyen – National Semiconductor Corporation

Modeling of Viscoelastic Effects on Interfacial Delamination in IC Packages Z. Xiong, A. A. O. Tay – National University of Singapore

An Analysis of Interface Delamination in Flip-Chip PBGA Packages

L. L. Mercado, V. Sarihan, T. Hauck – Motorola Inc.

Numerical And Experimental Investigation of Large IC Flip Chip Attach

A. Schubert, R. Dudek, R. Leutenbauer, P. Coskina, K.-F. Becker, J. Kloeser, H. Reichl, D. Baldwin, J. Qu, M. Swaminathan – Fraunhofer Institute for Reliability and Microintegration IZM C.P. Wong, R. Tummala, S. Sitaraman – Georgia Institute of Technology

Ceramic Column Grid Array (CCGA) Technology with Coated Solder Columns

B. Z. Hong, S. Ray – IBM Microelectronics

Advancing Polymer Process Understanding in Package and Board Applications Through Molecular Modeling

N. E. Iwamoto - Honeywell, Inc.

1:30 P.M. - 5:30 P.M. Session 34: CSP Reliability Committee: Quality & Reliability

Session CoChairs:

Darvin R. Edwards – Texas Instruments Tel: 972-995-3569 Fax: 972-995-2658

Email: rvin@ti.com

Robert Howard – R. T. Howard & Associates

Tel: 802-878-8667 Fax: 802-878-8667

Solder-Joint Crack Propagation Analysis of WLCSP Assembly Under Thermal Cycling and Mechanical Shear Conditions

J. Lau, C. Chang, C.-C. Chen – Express Packaging Systems, Inc.

Vibration Fatigue of uBGA Solder Joint
P. L. Tu, Y. C. Chan, C. W. Tang, J. K. L.
Lai – City University of Hong Kong

CSP Board Level Reliability Testing of Pb-free Sn-Ag-X (X=Cu,In) and Polymer-core Solder Balls

S. W. Yoon, J. T. Moon, N. S. Lee, C. J. Park, S. H. Hong, K. S. Park – Hyundai Electronics Industries Corporation

Reliability Characterization in Ultra CSP(TM) Package Development

H. Yang, P. Elenius, S. Barrett, C. Schneider, J. Leal, R. Moraca, R. Moody, Y.-D. Kweon, D. H. Kim, D. Patterson, T. Goodman – Flip Chip Technologies

Thermal Cyclic Fatigue of the Interconnect of a Flex-type BGA

S.C. Hung, P.J. Zheng, M.S. Liang, S.H. Ho – Advanced Semiconductor Engineering, Inc. Effects of Lead Bonding Process on Reliability of Chip Scale Package Y. J. Lee, M. W. Eyre – Dow Corning

New Evaluation Method of CSPs Board Level Reliability Using Strain Gauge Y. Yamaji, T. Suzuki, H. Yamasaki, T.

Y. Yamaji, T. Suzuki, H. Yamasaki, T. Ohishi, Y. Chikawa, N. Kako – Sharp Corporation

1:30 P.M. - 5:30 P.M.

Corporation

Session 35: Lead-Free Soldering Technology

Committee: Manufacturing Technology

Session CoChairs: Tom Poulin – Kendro Laboratory Products. L.P.

Tel: 203-270-2150 Fax: 203-270-2097 Email: poulintr@compuserve.com

Kitty Pearsall – IBM Corporation Tel: 512-838-7215 Fax: 512-823-7544 Email: kittyp@us.ibm.com

The Status of Lead-Free Solder Alloys
D. Suraski, K. Seelig – AIM Solder

Lead-Free Solder Implementation for Automotive Electronics

G. Whitten – Delphi Delco Electronics Systems

Lead-Free Electronic Interconnect-Current Status and Future Developments

K. G. Snowdon, C. G. Tanner – Nortel Networks

Lead Free Solder Paste Flux Evaluation and Implementation in Personal Communication Devices

A. Butterfield, V. Visintainer, V. Goudarzi – Motorola

Understanding the Process Window for Printing Lead-Free Solder Pastes

T. A. Nguty, N.N. Ekere University of Salford

Extensive Fatigue Investigation of Solder Joints in IGBT High Power Modules

J.-M. Thebaud, E. Woirgard, C. Zardini, K.-H. Sommer – Universite Bordeaux 1

Characterization of the Melting and Wetting of Sn-Ag-X Solders

E. Bradley, J. Hranisavljevic - Motorola

1:30 P.M. - 5:30 P.M.

Session 36: Emerging Packaging Technology

Committee: Advanced Packaging

Session CoChairs:

Jeffrey A. Knight – IBM Corporation Tel: 607-757-1015 Fax: 607-757-1860 Email: knightj@us.ibm.com

Karla Y. Carichner – Allied Signal Tel: 714-708-6213 Fax: 714-545-7616 Email:

karla.carichner@alliedsignal.com

Chip Scale Polymer Stud Grid Array Packaging and Reliability Based on Low Cost Flip Chip Processing

C. Paydenkar, D. F. Baldwin, B. Lewis – Georgia Institute of Technology

Silicon Interposer Technology for High Density Package

M. Matsuo, N. Hayasaka, K. Okumura, E. Hosomi, C. Takubo – Toshiba Corporation Semiconductor Company

Single level Integrated Packaging Modules for High Performance Electronic Systems

L.-R. Zheng, H. Tenhunen – Royal Institute of Technology

Embedded Passive Components in an RF MCM-L

D. Dearinger – Honeywell Advanced Circuits

High Power Chip Stacks with Interleaved Heat Spreading Layers V. Ozguz, D. Albert, A. Camien, S.

Gaddag, P. Marchand – Irvine Sensors

Development of Chip-on-Dot Flip Chip Technique Utilizing Gold Dot Flexible Circuitry

Z. P. Wang, Y.M. Tan, C. M. Schreiber, C. C. Tsui, J. Wei, Z. F Shi – Gintic Institute of Manufacturing Technology

Reliability of Ceramic Ball Grid Array Resistor Networks with Buried Capacitors

T. Bloom, R. Cooper - CTS Corporation

Tuesday, May 23, 2000

Session 37: Poster Committee: Poster

Session CoChairs:

Michael Caggiano – Rutgers University Tel: 732-445-0678 Fax: 732-445-2820 Email: cagg@ece.rutgers.edu

Steve Bezuk – Kyocera America, Inc Tel: 619-576-2651 Fax: 619-569-9412 Email: steve.bezuk@kyocera.com

Packaging Guidelines for a Single Fiber Probe Based Reflective Sensors

A. K. Gnosh, A. K. Asundi – Nanyang Technological University

Fabrication of Silicon-on-Reflector for Si-based Resonant-Cavity-Enhanced photodetectors

C. Li, Q. Yang, H. Ou, Q. Wang – Chinese Academy of Sciences

Lens-less Semiconductor Optical Amplifier (SOA) Modules Using Laser Welding Techniques

M. W. Park - Samsung

Low Profile Package Technology for IrDA Compliant Transceivers

V. Nitsche – Vishay Semiconductor GmbH Sensitivity of Lid Deflection Method for Leak Detection in Laser Pump Modules J. Lewandowski, M. Fusco, B. Valk – JDS Uniphase AG

Alignment Considerations in Packaging Array-Based Optical Interconnects and Processors

A. K. Ghosh, P. Paul – Nanyang Technological University

The Effect of Temperature Cycling on Fiber-Solder-Ferrule Joints in Laser Module Packaging

W. H. Cheng, M. T. Sheen, J. H. Kuang, J. C. Chen, G. L. Wang, S. C. Wang, H. L. Chang, C. Wang, C. M. Wang – National Sun Yat-sen University

Advances in Multi-Channel Multi-Gbytes/ sec Bit-Parallel WDM Single Fiber Link

L. Bergman, C. Yeh, J. Morookian – California Institute of Technology

A Dry Silver Electromigration Process to Fabricate Optical Waveguides on Glass Substrates

R. Chuang, C. C. Lee – University of California

Application of Pade Approximation Via Lanczos (PVL) Algorithm to an Electromagnetic System with Expansion at Infinity

T. Zhou, S. L. Dvorak, J. L. Prince – The University of Arizona

An Efficient Wire Sweep Analysis Solution for Practical Applications

F. Su, S. K. Chen – ChipMOS Technologies, Inc.

Analytical Model to Study Interfacial Delamination Propagation in a Multi-Layered HDI Structure under Thermal Loading

H. Hu, W. Xie, S. K. Sitaraman – Georgia Institute of Technology

Modeling and Simulation of the Dynamic Response of the Electronic Packaging

X. He, R. Fulton – Georgia Institute of Technology

A Quick and Detailed Thermal Simulation Model for BGA Packages

J. G. Hwang, L.-W. Lee, C.-C. Lee, J. J. Lee – Advanced Semiconductor Engineering, Inc.

Time-Dependent Material Modeling for Finite Element Analyses of Flip Chips

F. Feustel, S. Wiese, E. Meusel – Dresden University of Technology

Design of Distributed Elements in Kuband in Coplanar-Waveguide based MCM-D

G. Carchon, S. Brebels, W. De Raedt, B. Nauwelaers – ESAT-TELEMIC

Novel, High Density R/C Terminating Networks

L. Schaper, R. Ulrich, C. Gross – University of Arkansas

Integral Thin Film Capacitors: Materials Performance and Modeling

B. A. Shutzberg, C. Huang, S. Ramesh, E. P. Giannelis – Cornell University

Integral Thin Film Capacitors: Fabrication and Integration Issues S. Ramesh, B. A. Shutzberg, E. P.

Giannelis – Cornell University

New Composite Surface Mount Technology Yields Low-Profile, High-Current Inductors

T. Shafer, M. Husman – Vishay Intertechnology, Inc.

Discretely Tunable Multi Cavity FFP Filter for Standard WDM Frequency

J. Lamperski - Poznan University of Technology

Qualification and Reliability Tests, What are We Doing and Why?

R. A. Munroe – Motorola, Inc.

LOC Tape Design for Protecting Integrated Circuit Patterns from Damage Due to a Dicing Saw Blade S.-M. Lee - University of Inchon

Characterization of Low Alpha Emissivity System on an Electroplated Bump

A. B. Mistry, S. Lee, B. Carroll, C. Enman. D. Sheridan, V. Mathew, D. Weeks, M. Tucker - Motorola Inc.

Ultrasonic Evaluation of Silicon/Copper Interfaces in IC Packaging

N. Guo, J. Abdul, Y. Wang, A. Rehman, K. C. Chan - Nanyang Technological University

Wednesday, May 24, 2000

Session 38: Poster **Committee: Poster**

Session CoChairs:

Michael Caggiano - Rutgers University Tel: 732-445-0678 Fax: 732-445-2820 Email: cagg@ece.rutgers.edu

Steve Bezuk - Kyocera America, Inc Tel: 619-576-2651

Fax: 619-569-9412

Email: steve.bezuk@kyocera.com

Snap Array CSP: Ceramic CSPs for High Performance and High Reliability **Applications**

S. Uegaki, S. Matsuzono, S. Sato, S. Matsuda, M. Yanagisawa, H. Wada, K. Ikeda, K. Yoshida - Kyocera Corporation

Review of the Reliability of Advanced Component Packaging Technologies

Z. Illyefalvi-Vitez, P. Nemeth, G. Harsanyi - Technical University of Budapest

Applications of Newly Developed Positive Photosensitive Block Co-polyimides to CSP

S. Matsumoto, X. Z. Jin, T. Fukushima, T. Uemura, H. Itatani - P I R&D Co., Ltd.

Metallization for Direct Solder Interconnection of Power Devices

S. Haque, G. Q. Lu - Virginia Tech

Flip Chip Interconnect Systems Using Wire Stud Bumps and Lead Free Solder

S. Zama, D. F. Baldwin, H. Murata, T. Hikami – Georgia Institute of Technology

Environmentally Sound CSP Using Wire Separation Technology

M. Onodera, T. Suga - The University of Tokyo

Tape Ball Grid Array Package Analysis Y.-P. Wang, T. D. Her - Siliconware Precision Industries Co. Ltd.

Chip to Module Interconnection: A Novel Compliant Wafer Level Package **Technology**

C. Patel, P. Kohl, K. Martin, J. Meindl -Georgia Institute of Technology

Cost Analysis of Compliant Wafer Level Package

C. Patel, C. Powers, S. Merriweather, M. Realff, K. Martin, J. Meindl - Georgia Institute of Technology

Warpage Studies of HDI Test Vehicle **During Various Thermal Profiling**

I. C. Ume, G. J. Petriccione - Georgia Institute of Technology

High Frequency/High Density Build-up Boards with Benzocyclobutene (BCB) Polymer-Coated Cu Foil

P. Garrou, Y. So, J. Im, K. Ohba, H. Akimoto, M. Kohno - Dow Chemical Chemical: T. Shimoto, K. Matsui, Y. Shimada - NEC Corporation

Aging Studies of PBGA Solder Joints Reflowed at Different Conveyer Speeds

S. H. Fan, Y. C. Chan, C. W. Tang, J. K. L. Lai - City University of Hong Kong

A Study on Reliability Modeling for Through Hole Cracking Failure in Thermal Enhanced PBGA Laminate

T. Kobayashi, S. Hayashida – IBM Japan

Special Characteristic of Future Flip Chip Underfill Materials and the **Process**

S. Ito, M. Mizutani, H. Noro, M. Kuwamura, A. Kuroyanagi, H. Ito, T. Harada, H. Usui - Nitto Denko Corporation

Reflow Soldering of Lead Free **Alternatives**

B. Huang, N.-C. Lee – Indium Corporation of America

A New Method for Comparing Migration Abilities of Conductor Systems Based on Conventional Electroanalytical Techniques

G. Harsanyi, G. Inzelt - Technical University of Budapest

Fine Pitch Probing and Wirebonding and Reliability of Aluminum Capped Copper Bond Pads

T. A. Tran, L. Yong, B. Williams, S. Chen, A. Chen – Motorola, Inc.

Delamination Issues during Integration of High Ceramic Content Nanocomposites onto Large-Area **Organic Substrates**

P. M. Raj, H. Windlass, S. K. Bhattacharya - Georgia Institute of Technology

Electromigration in Sputtered Copper Interconnect with Polvimide as Interlevel Dielectric or Passivation

B.-S. Chiou, J.-S. Jiang, H.-W. Wang, H.-Y. Hung – National Chiao Tung University

Study of Micro-scale Limits of Solder for MEMS Self-Assembly

K. F. Harsh, V. M. Bright, Y.-C. Lee -University of Colorado at Boulder

Realization of Hybrid Microfluidic Systems Using Standard LTCC Process

L. Rebenklau, K.-J. Wolter, S. Howitz -Dresden University of Technology

Improved Bonding Pad Design for Fluxless Flip Chip Bonding Process and Low Fracture Strength Substrates R. Bonda, Y. Guo, J. Stafford, G. Swan -Motorola, Inc.

Taguchi Design of Experiment for Wafer Bumping by Stencil Printing

J. Lau, C. Chang, C.-C. Chen - Express Packaging Systems, Inc.

Design Rules for a Multilayer **Electroplated Copper Substrate** Technology

A. Dubek, W. Preyss, N. Ammann -Siemens AG

Intermetallic Phase Formation and Growth Kinetics at the Interface Between Molten Solder and Ni-Containing Under Bump Metallization

P. Su. T. Korhonen, M. Korhonen, C.-Y. Li - Cornell University

A Reliability Analysis of No Flow **Underfill Materials**

B. A. Smith, D. F. Baldwin, R. Thorpe -Georgia Institute of Technology

Effects of Anchor Pads in Micro-Scale **BGA**

J. Zhu - Nokia Research Center

Development of Environmentally Friendly Epoxy Molding Compound

T. Yagisawa, H. Suzuki – Sumitomo Bakelite Co., Ltd.

Caesars Palace Hotel Reservation

50th Electronic Components and Technology Conference May 21 - 24, 2000

Return this form to Caesars Palace, 3570 Las Vegas Blvd. South, Las Vegas, NV 89109 This reservation, along with one night's deposit, must be received by Caesars Palace no later than April 20, 2000

Phone (800) 634-6661 or (702) 731-7222 • Fax (702) 731-7172					
Special Room Rates Single/Double Occupancy - Deluxe Room	.\$165*Non-smokingOne Bed (king)SmokingTwo Beds (Dbl. or Qn)				
Check-In time is after 3:00 PM Mon Thu. and after 5:00 PM Fri - Sun. Check-Out Time is 12:00 PM daily.					
Name: Share With:					
Home Address:					
City: S	State: Zip				
Company Name: Company Address:					
City:	State: Zip:				
Business Phone:	Fax #:				
upon receipt. Reservations must be cancelled three (3) days or 72 hours prior to an Enclosed is my one night's deposit payable by: Please check one) please complete the following), Discover American Express	umbers are taken as a guarantee only, not as a method of payment; deposit will be charged arrival to avoid forfeiture of deposit. Group rates, rooms and dates are subject to availability. Check Credit Card (If you are guaranteeing your deposit with a credit card, s Diner's Club Carte Blanche Visa MC Print name as it appears on card:				
50th ECTC Gala Reception Sponsors	How To Register By Internet: Submit your registration electronically via the ECTC website – www.ectc.net, click on Registration and General Information. This will take you to a second page which will allow you to print a pdf file of the registration form or to select "Register On Line" which will be				













linked with the EIA ECTC registration web page. Your registration must be received by the cutoff date May 5, 2000 to qualify for the early registration discounts.

By Mail: Return your completed registration form to EIA/ECA, P.O. Box 75023, Baltimore, MD 21275 with payment by company check, money order, or credit card. Your registration must be received by the cutoff date to qualify for the early registration discounts.

By Fax: Fax your completed registration form with credit card payment to (703) 907-7549. Your fax must be received on the cutoff date to qualify for the early registration discounts.

50th Electronic Components & Technology Conference Advance Registration Form

Send your advance registration to EIA/ECA, P.O. Box 75023, Baltimore, MD 21275 or fax (credit card only) (703) 907-7549 to be received no later than May 5, 2000. You may call (703) 907-7536 for additional information.

Last Name Badge First	Name	First Name	Title	
Company	City	Mail Stop State/Country Zip		
Telephone	Fax #		Email	
ECTC Advance Re Check one or more of the following Registration includes printed Proceedings or the CD-ROM or ECTC Advance Re	\$425 \$500 \$350 \$325 \$200 \$125 \$dditional \$100	Half Day includes Full Day includes Student (Full Day) Check course(s) y Courses 1 2_ Courses 7 8_ * One AM and PM Door rate will be an ar full day course. Note: contained Half-Day SI	3 4 5 6 9 10 11 12 12 14 Course or one full day course dditional \$25 each half-day course or \$50 each to Courses 9, 10, 11 or 12 can be taken as self-hort Courses ERM Joint Registration ERM Advance \$650 istration \$750; includes both luncheons	
Coffee Break Sponsor		☐ U.S. postpaid	eedings & CD-ROM Only\$300\$350	
Credit Card and Payment Information Please make all checks for Advance Registration payable to the 50th ECTC. Mail your check together with this form to EIA/ECA, P. O. Box 75023, Baltimore, MD 21275. There will be no refunds on cancellations after May 5, 2000. Substitutions can be made at any time. DO NOT MAIL CHECKS AND REGISTRATIONS TO ANY OTHER ADDRESS. You may fax this form and your credit card information to: (703) 907-7549. Credit Card #				
Signature		Master Card	☐ Visa ☐ American Express	

Join IEEE and the Components, Packaging and Manufacturing Technology Society and Save!

- Non-IEEE members can join IEEE and save \$75 on ECTC registration and receive CPMT Society membership free for 2000.
- IEEE members can join the CPMT Society free for the remainder of 2000 with ECTC registration.

A membership application must be completed to obtain an IEEE Member Number before sending registration form to EIA. For details contact Marsha Tickman, IEEE CPMT Society, phone 732-562-5529, fax 732-981-1769, email: m.tickman@ieee.org or visit the CPMT booth in the ECTC Registration area if registering at the door.