Stresses in Wide Input **DC-DC Converters**

Introduction

Experienced power supply designers previously working with one topology who turn their attention to another, know they must shift mental gears guite dramatically. The "rules of the game" change and therefore major design issues will arise if this this fact is not recognized at the very outset.

"Equations for all topologies are available, and one just needs to use them"-correct? No, in fact though one of the things this Application Note also provides is such a set of design equations, that is not enough.

Equations are by nature "single-point" computations. So if for example we input a given operating condition: say $V_{IN} = 15V$, V_{OUT} = 5V, lo = 1A, we can use the appropriate Buck converter equation to calculate the input capacitor RMS current-valid for this specific condition. But under a more practical scenario suppose $V_{\rm IN}$ could vary between 8V and 22V, with 15V just representing a vague "nominal" value? What is then the most appropriate input voltage to use to calculate the worst-case input capacitor current? We will find that no set of equations, however complete, guides us to that information directly. So if Designer A "picks" the lowest input voltage 8V, Designer B picks the highest input voltage 22V, and Designer C picks the nominal value of 15V, all of them are actualy wrong. For the correct answer here is $V_{IN} = 10V$.

Take another example: should the inductor be designed at the highest input or the lowest input voltage of the range? For a Buck it didn't seem to matter too much at what input voltage we design the inductor, but if one applies the same nonchalance to a Boost or a Buck-Boost, there may be no power supply to put through any further testing.

The important point is even while delivering this constant maximum load, the internal currents of the power supply do change their shape, peak values, RMS and average values considerably in response to changes in input voltage. The purpose of this Note is to figure out how these values vary for each topology and to thereby fix a "worst case" design or test condition for each of them. A logical design procedure finally emerges based on the topology on hand.

As mentioned, a comprehensive table of design information (Table 2) is provided for all the three main topologies: the Buck, the Buck-Boost and the Boost. Unlike most other references in literature, this table is cast in terms of 'r'. This actually makes the table very designer-friendly because it recognizes that the only real degree of design freedom available is the inductor current ripple ratio 'r'. The criterion for selection of 'r' (in fact its actual value too) happens to be the same for any topology, at any application condition, and for any switching frequency. Once 'r' is fixed (usually between 0.3-0.5), everthing else is more or less predetermined. We only have to pay heed to the appropriate input voltage end at which to set 'r, as this can change from

National Semiconductor Application Note 1246 Sanjaya Maniktala September 2002



one topology to another. It will also be noticed that the design table includes the drops across the switch and diode for all the topologies, something that is not commonly available in related literature. We must realize that because of the evershrinking output voltages, these 'negligible' forward "drops" have actually become increasingly important today.

The design procedure based on the design table considers a power supply operating at a constant (maximum) load with a fixed output voltage, whose input voltage is varied. We can predict its response to the resulting variation in duty cycle, and thereby figure out the worst case input test or design condition. Conclusions are summarized in Table 1. The equations are essentially cast in terms of the output voltage (V_O), max load ("I_O") and Duty Cycle ("D"), and inductor current ripple ratio ("r"). The input voltage "VIN" is not included directly in the stress formulae, as "D" is intended to reflect the input voltage variation. The most important fact to keep in mind in this article when relating D to V_{IN} is that for all topologies, low D corresponds to high V_{IN} and a high D to low V_{IN} (since output voltage is considered fixed).

Inductor Current Waveforms

.

An inductor current waveform consists of an AC/ramp component "Al", and a DC/average component "IDC", the latter being the geometric center of the ramp. Note that in literature the 'AC' value is usually taken to be half the ramp, but here we are just equating them for convenience. The essential difference between the topologies is that for the Buck, the average inductor current equals the load current at all times, but for the Boost and the Buck-Boost, it is the average diode current that equals the load current. So as from Table 2, it can be shown that

$$I_{DC} = I_{O} = \text{constant}$$
 BUCK
 $I_{DC} = \frac{I_{O}}{1 - D} \propto \frac{1}{1 - D}$ BOOST/BUCK-BOOST

It is clear that the average inductor current for the Boost and the Buck-Boost becomes very high if D approaches 1. Remember that this corresponds to decreasing input voltage "VIN MIN". Therefore the inductor design must be conducted at the lowest input voltage for these topologies. For the Buck there is hardly any dependency of the inductor current to input voltage since the average current depends only on the load (which is considered fixed in our analysis). So for a Buck regulator, as a first pass selection, we often simply pick an inductor with a current rating equal to the load, irrespective of input voltage. These variations are included in the plots shown in Figure 1. Read these in consultation with the listing provided in Table 1



TABLE 1. The worst input vo	itage Condition for Desig	n/lest of a Given Para	meter
Parameter	Buck	Boost	Buck-F

Parameter	Buck	Boost	Buck-Boost
$\Delta I (I_{AC} \text{ in Inductor})$	V _{IN_MAX}	V _{IN_50}	V _{IN_MAX}
	12	11	12
Core Loss	V _{IN_MAX}	V _{IN_50}	V _{IN_MAX}
Inductor Energy/Core Saturation	V _{IN_MAX} /V _{IN}	V _{IN_MIN}	V _{IN_MIN}
	8	1	1
Average Current in Inductor	V _{IN}	V _{IN_MIN}	V _{IN_MIN}
	8	3	3
RMS Current in Inductor	V _{IN_MAX} /V _{IN}	V _{IN_MIN}	V _{IN_MIN}
	8	3	3
Copper Loss/Temperature of Inductor	V _{IN_MAX} /V _{IN}	V _{IN_MIN}	V _{IN_MIN}
RMS Current in Input Capacitor	V _{IN_50}	V _{IN_50}	V _{IN_MIN}
	10	11	6
Input Voltage Ripple	V _{IN_MAX} /V _{IN}	V _{IN_MAX}	V _{IN_MIN}
	8	12	3
RMS Current in Output Capacitor	V _{IN_MAX}	V _{IN_MIN}	V _{IN_MIN}
	12	6	6
Output Voltage Ripple	V _{IN_MAX}	V _{IN_MIN}	V _{IN_MIN}
	12	3	3
RMS Current in Switch	V _{IN_MIN}	V _{IN_MIN}	V _{IN_MIN}
	7	2	2
Average Current in Switch	V _{IN_MIN}	V _{IN_MIN}	V _{IN_MIN}

Parameter	Buck	Boost	Buck-Boost
Peak Current in	V _{IN MAX}	V _{IN_MIN}	V _{IN MIN}
Switch/Diode/Inductor	9	4	5
Average Current in Diode	V _{IN MAX}	V _{IN}	V _{IN}
	12	8	8
Temperature of Diode	V _{IN_MAX}	V _{IN}	V _{IN}
	12	8	8
Worst Case Efficiency	V _{IN_MAX}	V _{IN_MIN}	V _{IN MIN}

Numbers in the columns refer to corresponding numbered curves in Figure 1.

Inductor Current Waveforms (Continued)

 $V_{\mbox{\rm IN}}$ means any input voltage is appropriate

 V_{IN_50} is input voltage at which D=0.5

The AC component of the inductor current, " I_{AC} ", or " ΔI " cannot be fully ignored even for a Buck. This parameter is important, firstly, because along with I_{DC} , it determines the peak value of the inductor current. This peak value needs to be known so as to accurately evaluate the energy handling requirement of the inductor (defined as $\frac{1}{2} L^{*} L^{*} I^{2}_{PEAK}$). If we do not size the inductor accordingly, the core may saturate. But more importantly, for all topologies, this AC component is completely responsible for the core loss. Core loss does not depend on I_{DC} , so long as the inductor is not saturating).

Now, for all the topologies, there is an applied voltage "V_{ON}" across the inductor when the switch is ON. This causes a certain resulting AC ramp component " Δ I" across the inductor based on the fundamental equation V_{ON} = L* Δ I/(D/f) or Δ I = V_{ON}*D/(L*f), where f is the frequency. As the input voltage falls, V_{ON}decreases helping to lower the ramp component, but at the same time D increases and this helps to promote the ramp. So the interesting question can be asked: what eventually happens to Δ I as input voltage falls?

The equation for ΔI are provided in *Table 2*. We see that

 $\Delta I \propto (1 - D)$ BUCK/BUCK-BOOST

 $\Delta I \propto D \bullet (1 - D)$

So plotting these out in Figure 1, we see that

 $\Delta I \rightarrow$ maximum at highest input voltage for Buck/Buck-Boost

 $\Delta I \rightarrow \,$ maximum at V_{IN_50} (or closest voltage) for Boost

where $V_{\rm IN_50}$ is defined here as the input voltage at which D=50% for the topology under consideration. This value is also provided in *Table 2*. If the input voltage range does not include $V_{\rm IN_50}$, we must choose either $V_{\rm IN_MIN}$ or $V_{\rm IN_MAX}$, whichever happens to be closer to $V_{\rm IN_50}$.

We also define a useful parameter called the current ripple ratio "r" which is the ratio of the AC to the DC value of the inductor current, with the converter delivering maximum load. So

$$r = \frac{\Delta I}{I_{DC}} = \frac{\Delta I}{I_{0}} \qquad BUCK$$
$$\frac{\Delta I}{I_{DC}} = \frac{\Delta I}{I_{0}} \cdot (1 - D) \quad BOOST/BUCK-BOOST$$

This parameter "r" is important as it determines among other things, the inductance "L", and the physical size of most of the power components. It can be shown that the size of the inductor is reduced by increasing "r". However an "r" of 0.3-0.4 represents the most optimum choice for any topol-

ogy. The reader can refer to AN-1197 for a deeper understanding of how the current ripple ratio relates to the optimization. That particular Application Note is based on the Buck converter, but the same principles apply to all the topologies. In any case, allowing for a greater current ripple than the optimum of 0.3-0.5 (by reducing inductance) does not appreciably reduce the size of the inductor, but does increase the size/requirements of either or both the input/output capacitors. Now, having designed the inductor for a given value of "r" at the appropriate input voltage end, as discussed earlier, as we vary the input voltage over the expected range, "r" changes accordingly. The equations in Table 2 are cast essentially in terms of "r" and D, as these are the two main parameters that vary with input voltage. The variation of "r" with D is also provided, thus making D the only actual variable in our analysis. The value of the required inductance (based on a chosen "r") can be found in Table 2, and the physical size of this inductor can be also calculated from the required energy handling capability as listed. More on inductor design later.

Input Capacitor Currents

A key parameter is the RMS current, "I_{IN}", through the input electrolytic capacitor. It determines the basic/minimum selection criterion since the capacitor must be rated at least for the worst case RMS current that may pass through it. A capacitor operated with an RMS current higher than its rated value, is not guaranteed to have any specific life by most manufacturers. Life expectancy vs. temperature curves/ equations as provided, are then not considered to be valid. From *Table 2*, for small "r", we can see that this goes as

$$I_{\rm IN} \propto \sqrt{D \cdot (1 - D)}$$
 BUCK

$$I_{IN} \propto \frac{r}{1-D} \propto \frac{D \cdot (1-D)^2}{1-D} = D \cdot (1-D)$$
 BOOST

$$I_{IN} \propto \frac{1}{(1 - D)} \cdot \sqrt{D \cdot (1 - D)} = \sqrt{\frac{D}{1 - D}} BUCK-BOOST$$

Plotting these out in Figure 1, we can see that

 $I_{\text{IN}} \rightarrow \text{maximum}$ at V_{IN_50} (or closest voltage) for Buck/Boost

 ${\sf I}_{\sf IN} \to {\sf maximum}$ at lowest input voltage for Buck-Boost So the temperature of the output capacitor must also be evaluated at the above input voltages. If the input voltage

Input Capacitor Currents (Continued)

range does not include $V_{IN_{50}}$, we must choose either V_{IN_MIN} or $V_{\text{IN}_\text{MAX}}\text{,}$ whichever happens to be closer to $V_{IN_{50}}$.

We are also concerned with the peak to peak current, IPP IN through the input capacitor as this determines the input voltage ripple $\Delta V_{IN} = I_{PP IN} * ESR_{IN}$, where ESR_{IN} is the Equivalent Series Resistance of the input capacitor. This input ripple is a major component of the EMI spectrum at the input of the power supply.

From Table 2, for small "r", we can see that this goes as $I_{PP IN} \propto constant BUCK$

$$I_{PP_{-}IN} \propto \frac{r}{1 - D} \propto \frac{(1 - D)^2}{1 - D} = (1 - D)$$
 BOOST

$$I_{PP_{IN}} \propto \frac{1}{1 - D}$$
 BUCK-BOOST

Plotting these out in Figure 1, we can see that

 $I_{\text{PP IN}} \rightarrow$ constant/maximum at highest input voltage for Buck

 $I_{PP \ IN} \rightarrow$ maximum at highest input voltage for Boost

 $I_{PP IN} \rightarrow$ maximum at lowest input voltage for Buck-Boost For a Buck stage, the input voltage ripple is almost a constant with respect to input voltage variations, provided "r" is very small. However since "r" does increase somewhat at high input voltages, it is preferable to evaluate this parameter at the highest input voltage.

Output Capacitor Currents

.

The Output Capacitor also needs to be at least big enough to handle the worst case RMS current through it, "IOUT".

From Table 2, for small "r", we can see that this goes as

$$I_{OUT} \propto r \propto (1 - D)$$
 BUCK
 $I_{OUT} \propto \sqrt{\frac{D}{1 - D}}$ BOOST/BUCK-BOOST

Plotting these out in Figure 1, we can see that

 $I_{OUT} \rightarrow$ maximum at highest input voltage for Buck

 $I_{OUT} \rightarrow maximum$ at lowest voltage input for Boost/Buck-Boost

So the temperature of the output capacitor must also be evaluated at the above input voltages.

We are also concerned with the peak to peak current, $I_{PP OUT}$ through the output capacitor as this determines the output voltage ripple $\Delta V_{OUT} = I_{PP OUT} * ESR_{OUT}$, where ESROUT is the Equivalent Series Resistance of the output capacitor. This output ripple is a major component of the noise spectrum at the output of the power supply.

From Table 2, for small "r", we can see that this goes as

$$I_{PP_OUT} \propto r \propto (1 - D)$$
 BUCK

$$I_{PP_OUT} \propto \frac{1}{1 - D}$$
 BOOST/BUCK-BOOST

Plotting these out in *Figure 1*, we can see that $I_{PP OUT} \rightarrow$ maximum at highest input voltage for Buck I_{PP_OUT} maximum lowest input voltage for at Boost/Buck-Boost

Switch RMS/Avg Current

For a MOSFET Switch we need to calculate the conduction loss as given by I²_{RMS}*rds. The crossover losses are lowest at the minimum input voltage. But since they are usually a small fraction of the conduction losses, and are thus ignored here. The $\mathsf{I}_{\mathsf{RMS}}$ of the switch varies in the following manner.

From Table 2, for small "r", we can see that this goes as

$$I_{\rm RMS} \propto \frac{\sqrt{D}}{1 - D}$$
 BOOST/BUCK-BOOST

Plotting these out in Figure 1, we can see that

 $I_{BMS} \rightarrow maximum$ at lowest input voltage for Buck/Boost/Buck-Boost

It should however be noted that for a Buck, the dissipation in the Switch at low input voltages goes up only slightly, but for the remaining topologies, this dissipation is expected to go up steeply at low input voltages, leading to a large drop in efficiency. In Table 2, the average switch current is also provided, for calculation of dissipation in bipolar switches. It can be shown that the above conclusions for RMS are also valid for the average value of the switch current (which is required to calculate the conduction loss for a bipolar switch).

Talking about efficiency leads to the other main component of loss in a power supply, the diode loss. We will now see how this varies, and what it implies for the effect of input variations on the efficiency of the power supply.

Average Diode Current/Efficiency

For a diode we need to calculate the forward loss as given by $I_{AVG}^*V_D$, where " V_D " is the drop across the diode when it conducts. For the Boost and the Buck-Boost, the average diode current is the load current, so it is not going to change with duty cycle. But for the Buck it does vary.

From Table 2, we can see that this goes as

$$I_{AVG} \propto (1 - D)$$
 BUCK

 $I_{AVG} \propto constant$ BOOST/BUCK-BOOST

Plotting these out in Figure 1, we can see that

 $I_{AVG} \rightarrow$ maximum at highest input voltage for Buck

 $I_{AVG} \rightarrow \text{ constant for Boost/Buck-Boost}$

We saw that the dissipation in the switch of a Buck remains almost constant as input voltage increases, and now we see that the diode dissipation however increases as we do so. So we expect the efficiency of a Buck regulator to fall at high input voltages on account of increased diode dissipation. For the Boost and Buck-Boost, the diode dissipation does not change as input voltage falls, but the switch dissipation increases dramatically. So we expect the efficiency of a Boost or a Buck-Boost to fall at low input voltages on account of increased switch dissipation (unless crossover losses are very large, in which case the reverse is occasionally found to be true).

Average Diode Current/Efficiency

(Continued)

For diode temperatures, we need to test a Buck regulator at the highest input voltage. For the other topologies, it does not matter. This is shown as " V_{IN} " in *Table 1*, implying any input voltage.

This also tells us at what input voltage we need to check efficiency check of a power supply. It clearly varies from topology to topology. See *Table 1*.

Inductor Energy

The "Energy Handling Capability" is $e=\frac{1}{2}*L*I^2_{PEAK}$. This parameter literally "sizes" up the inductor for a given application. Note that the size is not determined just by inductance, since almost any inductance can be theoretically achieved on any core, simply by winding the appropriate number of turns on it. The complete equations for "e" are provided in *Table 2*. For our analysis here, we first make an approximation for the rather complicated term involving "r". Assuming "r" to be small this term becomes

$$\mathbf{r} \cdot \left[\frac{2}{\mathbf{r}} + 1\right]^2 \approx \mathbf{r} \cdot \left[\frac{2}{\mathbf{r}}\right]^2 \propto \frac{1}{\mathbf{r}}$$

From Table 2, for small "r", we can see that the Energy handling Capability goes as

$$e \propto \frac{Et}{r} \propto \frac{(1 - D)}{(1 - D)} = 1$$
 BUCK

$$e \propto \frac{Et}{(1 - D) \cdot r} \propto \frac{D \cdot (1 - D)}{D \cdot (1 - D)^3} \propto \frac{1}{(1 - D)^2}$$
 BOOST

$$e \propto \frac{Et}{(1 - D) \cdot r} \propto \frac{(1 - D)}{(1 - D)^3} \propto \frac{1}{(1 - D)^2}$$
 BUCK-BOOST

Plotting these out in Figure 1, we can see that

 $e \rightarrow$ constant/maximum at highest input voltage for Buck

 $e \rightarrow$ maximum at lowest input voltage for Boost/Buck-Boost

Note that for both the Boost and the Buck-Boost, the required energy handling capability increases dramatically as duty cycle approaches 0.6. This is known to designers of front-end PFC stages. Such stages are typically of Boost topology, providing an internal 400VDC rail from a worldwide AC input. It is seen that the size of the required inductor goes up sharply as the minimum input voltage falls, and so the inductor design should be carried out at the minimum input voltage. As for the Buck, some designers use the maximum input voltage, some the minimum, and some simply use the nominal input voltage. It really does not matter too much, provided "r" is, and remains, small as we assumed. In reality, "r" does increase as input voltage increases (thereby causing a slight increase in peak value), so it is preferable to design the inductor of a buck regulator for the highest input voltage.

Inductor Avg/RMS Currents

If "r" is small, the average and RMS values of the inductor current are the same, "I_L". The copper loss in the inductor is I_L^{2*}R, where "R" is the winding resistance. The copper loss is usually very large compared to the core loss (which depends on Δ I, as discussed earlier), and largely determines the temperature rise of the inductor.

From Table 2, for small "r", we can see that the RMS/Avg current goes as

$$I_L \propto \text{ constant} \quad BUCK$$

$$L \propto \frac{1}{(1 - D)}$$
 BOOST/BUCK-BOOST

We can see that for the Boost and Buck-Boost, if D is large, I_L increases. Therefore when evaluating copper loss or temperature rise of the inductor for these, we need to use the minimum input voltage. For the Buck, since "r" does increase with increasing input voltage, the RMS value of the inductor current is also higher, and so we should use the maximum input voltage.

- $\rm I_L \rightarrow \ constant/maximum$ at highest input voltage for Buck
- $\rm I_L \rightarrow \,maximum$ at lowest input voltage for Boost/Buck-Boost

Peak Switch Current

I

This parameter is important because every controller has a current limit for the switch, and if the calculated peak exceeds the lowest value possible of the switch current limit, anywhere in the input voltage range, the required output power cannot be delivered. The peak current in a Buck is just a little higher than the load current, and so for example, the LM2593HV "Step Down (Buck) regulator" IC from National Semiconductor, which is designed for "2A load", has a minimum set value of 2.3A for the switch current limit. Yet, as seen in Figure 2, and from the datasheet of this device, this Buck IC can be operated as a "positive to negative" regulator, which is actually a standard Buck-Boost topology. In this mode, the peak current values are much higher, as can be seen from Table 2, and in fact depend not only on load, but on the duty cycle/input voltage too. We now try to see how the peak current values vary for all the topologies, with changes in input voltage.

From *Table 2*, for small "r", we can see that the peak current goes as

$$I_{PEAK} \propto \left[1 + \frac{r}{2}\right] \propto \left[2 + (1 - D)\right] = (3 - D)$$
 BUCK

$$I_{\text{PEAK}} \propto \frac{\left[1 + \frac{r}{2}\right]}{1 - D} \propto \frac{\left[2 + (D \cdot (1 - D)^2)\right]}{1 - D} \text{ BOOST}$$

$$I_{PEAK} \propto \frac{\left[1 + \frac{r}{2}\right]}{1 - D} \propto \frac{\left[2 + (1 - D)^2\right]}{1 - D}$$
 BUCK-BOOST

Plotting these in *Figure 1* we see that for the Boost and the Buck-Boost the peak value of switch current occurs at maxi-

Peak Switch Current (Continued)

mum duty cycle (minimum input voltage), whereas for the Buck this occurs at lowest duty cycle (highest input voltage). Therefore Current Limit must be tested at minimum input voltage for the Boost and the Buck-Boost, but for the Buck we must go to the highest input voltage. We conclude

 $I_{\mathsf{PEAK}} \rightarrow \text{ maximum}$ at highest input voltage for Buck

 $I_{\mathsf{PEAK}} \rightarrow maximum \quad at \quad \mathsf{lowest} \quad \mathsf{input} \quad \mathsf{voltage} \quad \mathsf{for} \\ Boost/Buck-Boost$

Therefore the designer can use *Table 2* to calculate the peak current, but must do so at the lowest input voltage for the Boost and Buck-Boost, to ensure that it is less than the current limit. For a Buck, the peak current must be calculated and compared to the current limit at the highest input voltage.

Example

The LM2593HV (5V fixed output version) is to be used to generate a -5V output from an input voltage ranging from 4.5V to 20V. This is a 150 kHz Buck Regulator IC with a switch current limit of 2.3A (min). What is the maximum load it can deliver in this positive to negative configuration. (Assume $V_D = 0.5V$ and $V_{SW} = 1.5V$).

The inductor design must be done at the minimum input i.e. 4.5V for a Buck-Boost topology according to the guidelines in *Table 1*. We fix an "r" of 0.3 as this always represents an optimum size for the inductor. The worst-case peak current in the switch for a buck-boost (which this is) corresponds to the curve #5 from *Table 1*. Looking for this curve in *Figure 1* shows that this reaches its maximum at high duty cycle (low input voltage). Therefore we can proceed with this peak switch current calculation at the minimum input voltage, at which we will also perform the inductor design.

The duty cycle is calculated from Table 2

$$D = \frac{V_0 + V_D}{V_{IN} + V_0 - V_{SW} + V_D} = \frac{5 + 0.5}{4.5 + 5 - 1.5 + 0.5}$$

$$D = 0.65$$

The peak current in the switch is

$$I_{\text{PEAK}} = \frac{I_0}{1 - D} \cdot \left[1 + \frac{r}{2}\right]$$

So setting I_{PEAK} = 2.3A, we can solve for I_O

$$I_{0} = \frac{I_{PEAK} \cdot (1 - D)}{\left(1 + \frac{r}{2}\right)} = \frac{2.3 \cdot (1 - 0.65)}{\left(1 + \frac{0.3}{2}\right)}$$

l_O = 0.7A

So we can assure ourselves of only a maximum load of 0.7A in this configuration. The required L can be evaluated from Table 2

$$L = \frac{V_0 + V_D}{I_0 \cdot r \cdot f} \cdot (1 - D)^2 \cdot 10^6 \ \mu H$$
$$L = \frac{5 + 0.5}{0.7 \cdot 0.3 \cdot 150000} \cdot (1 - 0.65)^2 \cdot 10^6 \ \mu H$$

 $L = 21.4 \ \mu H$

This is the minimum inductance for the application. If the inductance is higher than this, the calculated peak current may exceed the current limit of the device, causing foldback. Remaining parameters/ratings can be calculated in a similar way, by looking at *Table 2*, but using the guidelines from *Table 1*.

Note that if we want to estimate core losses in the inductor, which depends on the AC swing ΔI , this has a maximum at highest input voltage, not at minimum input voltage. So we would need to first set r = 0.3 at the lowest input voltage, then calculate the required inductance, and then finally to use the equations for ΔI , to calculate it at the highest input voltage. Basically "L" forms the required "bridge" to go from one voltage end to another, because once we fix its value, it remains so. Everything else can change.



FIGURE 2. Buck Regulator IC Used in a Buck-Boost Application

Parameter	Buck	Boost	Buck-Boost
Duty Cycle	V _O + V _D	$V_0 - V_{IN} + V_D$	V _O + V _D
	$\overline{V_{IN} - V_{SW} + V_D}$	$\frac{V_{O} - V_{IN} + V_{D}}{V_{O} - V_{SW} + V_{D}}$	$\overline{V_{IN} + V_0 - V_{SW} + V_D}$
V _{IN_50} (V)	$(2\bullet V_{\rm O}) + V_{\rm SW} + V_{\rm D} \approx 2\bullet V_{\rm O}$	$\frac{1}{2} \cdot \left[V_{O} + V_{SW} + V_{D} \right] \approx \frac{V_{O}}{2}$	$V_{O} + V_{SW} + V_{D} \approx V_{O}$
Output Voltage, V _O <i>(V)</i>	$V_{IN} \bullet D - V_{SW} \bullet D - V_D \bullet$ (1 - D)	$\frac{V_{IN} - V_{SW} \cdot D - V_D \cdot (1 - D)}{1 - D}$	$\frac{V_{IN} \cdot D - V_{SW} \cdot D - V_D \cdot (1 - 1)}{1 - D}$
Et <i>(Vµsec)</i>	$\frac{V_{0} + V_{D}}{f} \cdot (1 - D) \cdot 10^{6}$	$\frac{V_{O} - V_{SW} + V_{D}}{f} \cdot D \cdot (1 - D) \cdot 10^{6}$	$\frac{V_0 + V_D}{f} \cdot (1 - D) \cdot 10^6$
L (µH)	$\frac{V_0 + V_D}{I_0 \cdot r \cdot f} \cdot (1 - D) \cdot 10^6$	$\frac{V_0 - V_{SW} + V_D}{I_0 \cdot r \cdot f} \cdot D \cdot (1 - D)^2 \cdot 10^6$	$\frac{V_0 + V_D}{I_0 \cdot r \cdot f} \cdot (1 - D)^2 \cdot 10^6$
"٢"	$\frac{V_0 + V_D}{I_0 \cdot L \cdot f} \cdot (1 - D) \cdot 10^6$	$\frac{V_0 - V_{SW} + V_D}{I_0 \cdot L \cdot f} \cdot D \cdot (1 - D)^2 \cdot 10^6$	$\frac{V_0 + V_D}{I_0 \cdot L \cdot f} \cdot (1 - D)^2 \cdot 10^6$
ΔI (A)	$\frac{V_0 + V_D}{L \cdot f} \cdot (1 - D) \cdot 10^6$	$\frac{V_{O} - V_{SW} + V_{D}}{L \cdot f} \cdot D \cdot (1 - D) \cdot 10^{6}$	$\frac{V_0 + V_D}{L \cdot f} \cdot (1 - D) \cdot 10^6$
RMS Current in Input Cap <i>(A)</i>	$I_0 \cdot \sqrt{D \cdot \left[1 - D + \frac{r^2}{12}\right]}$	$\frac{l_0}{1 - D} \cdot \frac{r}{\sqrt{12}}$	$\frac{l_0}{1 - D} \cdot \sqrt{D \cdot \left[1 - D + \frac{r^2}{12}\right]}$
I _{PP} in Input Capacitor <i>(A)</i>	$I_0 \cdot \left[1 + \frac{r}{2}\right]$	$\frac{l_0 \cdot r}{1 - D}$	$\frac{l_0}{1 - D} \cdot \left[1 + \frac{r}{2}\right]$
RMS Current in Output Cap <i>(A)</i>	$l_0 \cdot \frac{r}{\sqrt{12}}$	$I_0 \cdot \sqrt{\frac{D + \frac{r^2}{12}}{1 - D}}$	$I_0 \cdot \sqrt{\frac{D + \frac{r^2}{12}}{1 - D}}$
I _{PP} in Output Capacitor <i>(A)</i>	l _O ∙r	$\frac{l_0}{1 - D} \cdot \left[1 + \frac{r}{2}\right]$	$\frac{l_0}{1 - D} \cdot \left[1 + \frac{r}{2}\right]$
Energy Handling Capability <i>(μJoules)</i>	$\frac{I_0 \cdot Et}{8} \cdot \left[r \cdot \left(\frac{2}{r} + 1\right)^2 \right]$	$\frac{I_0 \cdot Et}{8 \cdot (1 - D)} \cdot \left[r \cdot \left(\frac{2}{r} + 1 \right)^2 \right]$	$\frac{I_0 \cdot Et}{8 \cdot (1 - D)} \cdot \left[r \cdot \left(\frac{2}{r} + 1 \right)^2 \right]$
RMS Current in Inductor <i>(A)</i>	$l_0 \cdot \sqrt{1 + \frac{r^2}{12}}$	$\frac{l_0}{1 - D} \cdot \sqrt{1 + \frac{r^2}{12}}$	$\frac{l_0}{1 - D} \cdot \sqrt{1 + \frac{r^2}{12}}$
Average Current in Inductor <i>(A)</i>	Ι _ο	$\frac{I_0}{1 - D}$	$\frac{I_0}{1 - D}$
RMS Current in Switch <i>(A)</i>	$I_0 \cdot \sqrt{D \cdot \left[1 + \frac{r^2}{12}\right]}$	$\frac{I_0}{1 - D} \cdot \sqrt{D \cdot \left[1 + \frac{r^2}{12}\right]}$	$\frac{I_0}{1 - D} \cdot \sqrt{D \cdot \left[1 + \frac{r^2}{12}\right]}$
Peak Current Switch/Diode/ Inductor <i>(A)</i>	$l_0 \cdot \left[1 + \frac{r}{2}\right]$	$\frac{l_0}{1 - D} \cdot \left[1 + \frac{r}{2}\right]$	$\frac{l_0}{1 - D} \cdot \left[1 + \frac{r}{2}\right]$
Average Current in Switch <i>(A)</i>	I _O ∙D	$I_0 \cdot \frac{D}{1 - D}$	$I_0 \cdot \frac{D}{1 - D}$
Average Current in	l ₀ •(1 − D)		

Γ

AN-1246

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

AN-1246

National Semiconductor National Semiconductor Corporation Europe Americas Email: support@nsc.com www.national.com

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.