

## **High-Voltage Switchmode Controllers**

#### **FEATURES**

- 10- to 120-V Input Range
- Current-Mode Control
- High-Speed, Source-Sink Output Drive
   SHUTDOWN and RESET • High Efficiency Operation (> 80%)
- Internal Start-Up Circuit
- Internal Oscillator (1 MHz)
- Reference Selection Si9110 - ±1% Si9111 - ±10%


#### **DESCRIPTION**

The Si9110/9111 are BiC/DMOS integrated circuits designed for use as high-performance switchmode controllers. A highvoltage DMOS input allows the controller to work over a wide range of input voltages (10- to 120-VDC). Current-mode PWM control circuitry is implemented in CMOS to reduce internal power consumption to less than 10 mW.

A push-pull output driver provides high-speed switching for MOSPOWER devices large enough to supply 50 W of output power. When combined with an output MOSFET and transformer, the Si9110/9111 can be used to implement single-ended power converter topologies (i.e., flyback, forward, and cuk).

The Si9110/9111 is available in 14-pin plastic DIP and SOIC packages, and are specified over the industrial, D suffix (-40 to 85°C) temperature ranges.

## **FUNCTIONAL BLOCK DIAGRAM**



## Si9110/9111

## Vishay Siliconix



## **ABSOLUTE MAXIMUM RATINGS**

Voltages Referenced to -V <sub>IN</sub> (Note: $V_{CC} < +V_{IN} + 0.3 \text{ V}$ )	Junction Temperature (T <sub>J</sub> )
V <sub>CC</sub>	Power Dissipation (Package) <sup>a</sup> 14-Pin Plastic DIP (J Suffix) <sup>b</sup>
Edgic inputs (RESE I, SHUTDOWN, OSC IN, OSC OUT)0.3 V to $V_{CC}$ + 0.3 V Linear Inputs (FEEDBACK, SENSE, BIAS, $V_{REF}$ )0.3 V to $V_{CC}$ + 0.3 V	$ \begin{array}{lll} \mbox{Thermal Impedance } (\Theta_{\mbox{\scriptsize JA}}) & 14\mbox{-Pin Plastic DIP} & 167\mbox{°C/W} \\ 14\mbox{-Pin SOIC} & 140\mbox{°C/W} \\ \end{array} $
HV Pre-Regulator Input Current (continuous)	Notes  a. Device mounted with all leads soldered or welded to PC board.  b. Derate 6 mW/°C above 25°C.  c. Derate 7.2 mW/°C above 25°C.

## **RECOMMENDED OPERATING RANGE**

Voltages Referenced to -V <sub>IN</sub>	
V <sub>CC</sub>	R <sub>OSC</sub>
+V <sub>IN</sub>	Linear Inputs
f <sub>OSC</sub>	Digital Inputs

SPECIFICATIONS								
		Test Conditions Unless Otherwise Specified DISCHARGE = $-V_{IN} = 0 V$ $V_{CC} = 10 V$ , $+V_{IN} = 48 V$ $R_{BIAS} = 390 kΩ$ , $R_{OSC} = 330 kΩ$			D Suffix -40 to 85°C			
Parameter	Symbol			Temp <sup>b</sup>	Турс	Min <sup>d</sup>	Max <sup>d</sup>	Units
Reference	<u> </u>			-				-
		OSC IN = - $V_{IN}$ (OSC Disabled) $R_L = 10 \text{ M}\Omega$	Si9110	Room	4.0	3.92	4.08	
Outeut Valtage	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		Si9111	Room	4.0	3.60	4.40	V
Output Voltage V <sub>R</sub>	v <sub>R</sub>		Si9110	Full		3.86	4.14	
			Si9111	Full		3.52	4.46	
Output Impedance <sup>e</sup>	Z <sub>OUT</sub>	•		Room	30	15	45	kΩ
Short Circuit Current	I <sub>SREF</sub>	V <sub>REF</sub> = -V <sub>IN</sub>		Room	100	70	130	μΑ
Temperature Stability <sup>e</sup>	T <sub>REF</sub>			Full	0.50		1.0	mV/°C
Oscillator							•	•
Maximum Frequency <sup>e</sup>	f <sub>MAX</sub>	R <sub>OSC</sub> = 0		Room	3	1		MHz
Initial Accuracy f <sub>OSC</sub>	ı	R <sub>OSC</sub> = 330 k <sup>f</sup>		Room	100	80	120	kHz
	R <sub>OSC</sub> = 150 k <sup>f</sup>		Room	200	160	240	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Voltage Stability	Δf/f	Δf/f=f(13.5 V) - f(9.5 V)/ f(9.5 V)		Room	10		15	%
Temperature Coefficient <sup>e</sup>	T <sub>OSC</sub>			Full	200		500	ppm/°C



		$\begin{tabular}{lll} \textbf{Test Conditions} \\ \textbf{Unless Otherwise Specified} \\ \textbf{DISCHARGE} = -V_{IN} = 0 \ V \\ V_{CC} = 10 \ V, \ +V_{IN} = 48 \ V \\ R_{BIAS} = 390 \ k\Omega, \ R_{OSC} = 330 \ k\Omega \\ \end{tabular}$			D Suffix -40 to 85°C			
Parameter	Symbol			<b>Temp</b> <sup>b</sup>	Турс	Min <sup>d</sup>	Max <sup>d</sup>	Units
Error Amplifier	•			•		•	•	
Feedback Input Voltage	V <sub>FB</sub>	FB Tied to COMP OSC IN = - V <sub>IN</sub> (OSC Disabled)	Si9110 Si9111	Room Room	4.00	3.96 3.60	4.04 4.40	V
Input BIAS Current	I <sub>FB</sub>	OSC IN = - V <sub>IN</sub> , V <sub>FI</sub>	<sub>3</sub> = 4 V	Room	25		500	nA
Input OFFSET Voltage	V <sub>OS</sub>			Room	±15		±40	mV
Open Loop Voltage Gain <sup>e</sup>	A <sub>VOL</sub>	OSC IN = - V <sub>I</sub>		Room	80	60		dB
Unity Gain Bandwidth <sup>e</sup>	BW	(OSC Disable		Room	1.3	1		MHz
Dynamic Output Impedance <sup>e</sup>	Z <sub>OUT</sub>			Room	1000		2000	Ω
		Source (V <sub>FB</sub> = 3.	4 V)	Room	-2.0		-1.4	
Output Current	I <sub>OUT</sub>	Sink (V <sub>FB</sub> = 4.5	V)	Room	0.15	0.12		mA
Power Supply Rejection	PSRR	9.5 V ≤ V <sub>CC</sub> ≤ 13		Room	70	50		dB
Current Limit		77				1		<u> </u>
Threshold Voltage	V <sub>SOURCE</sub>	V <sub>FB</sub> = 0 V		Room	1.2	1.0	1.4	V
Delay to Output <sup>e</sup>	t <sub>d</sub>	V <sub>SENSE</sub> = 1.5 V, See	Figure 1.	Room	100		150	ns
Pre-Regulator/Start-Up	<u> </u>	CENCE		!		!	!	
Input Voltage	+V <sub>IN</sub>	I <sub>IN</sub> = 10 μA		Room		120		V
Input Leakage Current	+I <sub>IN</sub>	V <sub>CC</sub> ≥ 9.4 V		Room			10	μА
Pre-Regulator Start-Up Current	I <sub>START</sub>	Pulse Width $\leq$ 300 $\mu$ s, $V_{CC} = V_{ULVO}$		Room	15	8		mA
V <sub>CC</sub> Pre-Regulator Turn-Off Threshold Voltage	V <sub>REG</sub>	I <sub>PRE-REGULATOR</sub> = 10 μA		Room	8.6	7.8	9.4	
Undervoltage Lockout	$V_{UVLO}$			Room	8.1	7.0	8.9	V
V <sub>REG</sub> - V <sub>UVLO</sub>	$V_{DELTA}$			Room	0.6	0.3		
Supply								
Supply Current	I <sub>CC</sub>	C <sub>LOAD</sub> < 75 pF (F	Pin 4)	Room	0.6	0.45	1.0	mA
Bias Current	I <sub>BIAS</sub>			Room	15	10	20	μΑ
Logic				-		-	-	
SHUTDOWN Delay <sup>e</sup>	t <sub>SD</sub>	C <sub>L</sub> = 500 pF, V <sub>SENS</sub> See Figure 2	<sub>SE</sub> -V <sub>IN</sub>	Room	50		100	
SHUTDOWN Pulse Width <sup>e</sup>	t <sub>SW</sub>	See Figure 3.		Room		50		
RESET Pulse Width <sup>e</sup>	t <sub>RW</sub>	Room		50		ns		
Latching Pulse Width SHUTDOWN and RESET Low <sup>e</sup>	t <sub>LW</sub>			25				
Input Low Voltage	$V_{IL}$			Room			2.0	17
Input High Voltage	$V_{IH}$			Room		8		V
Input Current Input Voltage High	I <sub>IH</sub>	V <sub>IN</sub> = 10 V		Room	1		5	^
Input Current Input Voltage Low	I <sub>IL</sub>	V <sub>IN</sub> = 0 V		Room	-25	-35		μΑ




SPECIFICATIONS							
		Test Conditions Unless Otherwise Specified DISCHARGE = -V <sub>IN</sub> = 0 V		<b>D Suffix</b> -40 to 85°C			
Parameter	Symbol	$V_{CC} = 10 \text{ V}, +V_{IN} = 48 \text{ V}$ $R_{BIAS} = 390 \text{ k}\Omega, R_{OSC} = 330 \text{ k}\Omega$	Temp <sup>b</sup>	Тур <sup>с</sup>	<b>M</b> in <sup>d</sup>	<b>Max</b> <sup>d</sup>	Units
Output							
Output High Voltage	V <sub>OH</sub>	I <sub>OUT</sub> = -10 mA	Room Full		9.7 9.5		V
Output Low Voltage	V <sub>OL</sub>	I <sub>OUT</sub> = 10 mA	Room Full			0.30 0.50	V
Output Resistance	R <sub>OUT</sub>	I <sub>OUT</sub> = 10 mA, Source or Sink	Room Full	20 25		30 50	Ω
Rise Time <sup>e</sup>	t <sub>r</sub>	$C_1 = 500  pF$	Room	40		75	ne
Fall Time <sup>e</sup>	t <sub>f</sub>	C <sub>L</sub> = 300 pr	Room	40		75	ns

#### Notes

- a. Refer to PROCESS OPTION FLOWCHART for additional information.
- b. Room = 25°C, Full = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- e. Guaranteed by design, not subject to production test.
- f.  $C_{STRAY}$  Pin 8 = v 5 pF.

## **TIMING WAVEFORMS**






FIGURE 3.



## **TYPICAL CHARACTERISTICS**




FIGURE 4.





FIGURE 5.

## **PIN CONFIGURATIONS**



Order Numbers

Plastic DIP: Si9110DJ, Si9111DJ
SOIC: Si9110DY, Si9111DY

# VISHAY

## **DETAILED DESCRIPTION**

#### Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9110/9111 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up,  $+V_{IN}$  (pin 2) will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between  $+V_{IN}$  and  $V_{CC}$  (pin 6). This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the  $V_{CC}$  pin. The constant current is disabled when  $V_{CC}$  exceeds 8.6 V. If  $V_{CC}$  is not forced to exceed the 8.6-V threshold, then  $V_{CC}$  will be regulated to a nominal value of 8.6 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output driver disabled until  $V_{CC}$  exceeds the undervoltage lockout threshold (typically 8.1 V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will be at least 300 mV less than the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to  $V_{CC}$  such that the constant current source is always disabled.

**Note:** During start-up or when  $V_{CC}$  drops below 8.6 V the start-up circuit is capable of sourcing up to 20 mA. This may lead to a high level of power dissipation in the IC (for a 48-V input, approximately 1 W). Excessive start-up time caused by external loading of the  $V_{CC}$  supply can result in device damage. Figure 4 gives the typical pre-regulator current at BiC/DMOS as a function of input voltage.

## **BIAS**

To properly set the bias for the Si9110/9111, a 390-k $\Omega$  resistor should be tied from BIAS (pin 1) to -V<sub>IN</sub> (pin 5). This determines the magnitude of bias current in all of the analog sections and the pull-up current for the  $\overline{\text{SHUTDOWN}}$  and RESET pins. The current flowing in the bias resistor is nominally 15 $\mu$ A.

## **Reference Section**

The reference section of the Si9110 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. The trimming procedure that is used on the Si9110 brings the output of the error amplifier (which is configured for unity gain during trimming) to within  $\pm 1\%$  of 4 V. This compensates for input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Applications which use a separate external reference, such as non-isolated converter topologies and circuits employing optical coupling in the feedback loop, do not require a trimmed voltage reference with 1% accuracy. The Si9111 accommodates the requirements of these applications at a lower cost, by leaving the reference voltage untrimmed. The 10% accurate reference thus provided is sufficient to establish a dc bias point for the error amplifier.

## **Error Amplifier**

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input current. The noninverting input to the error amplifier ( $V_{REF}$ ) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

#### **Oscillator Section**

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to -V $_{\rm IN}$  for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to  $\leq 50\%$  by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization is accomplished by capacitive coupling of a positive SYNC pulse into the OSC IN (pin 8) terminal. For a 5-V pulse amplitude and 0.5- $\mu s$  pulse width, typical values would be 100 pF in series with 3  $k\Omega$  to pin 8.

#### **SHUTDOWN** and RESET

SHUTDOWN (pin 11) and RESET (pin 12) are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

TABLE 1. Truth Table for the SHUTDOWN and RESET Pins

SHUTDOWN	RESET	Output
Н	Н	Normal Operation
Н		Normal Operation (No Change)
L	Н	Off (Not Latched)