

## **High-Voltage Switchmode Controllers**

#### **Features**

- 10- to 120-V Input Range
- Current-Mode Control
- High-Speed, Source-Sink Output Drive
- High Efficiency Operation (> 80%)
- Internal Start-Up Circuit
- Internal Oscillator (1 MHz)
- SHUTDOWN and RESET
- Reference Selection Si9110 – ±1%

 $Si9111 - \pm 10\%$ 

### **Description**


The Si9110/9111 are BiC/DMOS integrated circuits designed for use as high-performance switchmode controllers. A high-voltage DMOS input allows the controller to work over a wide range of input voltages (10-to 120-VDC). Current-mode PWM control circuitry is implemented in CMOS to reduce internal power consumption to less than 10 mW.

A push-pull output driver provides high-speed switching for

MOSPOWER devices large enough to supply 50 W of output power. When combined with an output MOSFET and transformer, the Si9110/9111 can be used to implement single-ended power converter topologies (i.e., flyback, forward, and cuk).

The Si9110/9111 is available in 14-pin plastic DIP and SOIC packages, and are specified over the and industrial, D suffix (–40 to 85°C) temperature ranges.

### **Functional Block Diagram**



Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70004.

# Si9110/9111



## **Absolute Maximum Ratings**

Voltages Referenced to $-V_{IN}$ (Note: $V_{CC} < +V_{IN} + 0.3 \text{ V}$ ) $V_{CC}$	$\begin{array}{llllllllllllllllllllllllllllllllllll$
SHUTDOWN, OSC IN, OSC OUT) $-0.3$ V to $V_{CC} + 0.3$ V Linear Inputs (FEEDBACK, SENSE, BIAS, $V_{REF}$ ) $-0.3$ V to $V_{CC} + 0.3$ V	14-Pin Plastic DIP       167°C/W         14-Pin SOIC       140°C/W
HV Pre-Regulator Input Current (continuous) 5 mA  Storage Temperature	Notes  a. Device mounted with all leads soldered or welded to PC board.  b. Derate 6 mW/°C above 25°C.  c. Derate 7.2 mW/°C above 25°C.

## **Recommended Operating Range**

Voltages Referenced to $-V_{IN}$	
V <sub>CC</sub> 9.5 V to 13.5 V	$R_{OSC}$
+V $_{\mbox{\footnotesize{IN}}}$	Linear Inputs 0 to $V_{CC}$ – 3 $V$
$f_{OSC}$	Digital Inputs

## $Specifications^{a} \\$

		$\label{eq:conditions} \begin{split} \textbf{Test Conditions} \\ \textbf{Unless Otherwise Specified} \\ \textbf{DISCHARGE} &= -V_{IN} = 0 \text{ V} \\ V_{CC} &= 10 \text{ V}, +V_{IN} = 48 \text{ V} \\ R_{BIAS} &= 390 \text{ k}\Omega, R_{OSC} = 330 \text{ k}\Omega \end{split}$				_ ~	uffix o 85°C	
Parameter	Symbol			Temp <sup>b</sup>	Турс	Min <sup>d</sup>	Max <sup>d</sup>	Unit
Reference								
			Si9110	Room	4.0	3.92	4.08	
0	.,,	$OSC IN = -V_{IN}$ (OSC Disabled)	Si9111	Room	4.0	3.60	4.40	,,
Output Voltage	$V_R$	$R_L = 10 \text{ M}\Omega$	Si9110	Full		3.86	4.14	V
			Si9111	Full		3.52	4.46	
Output Impedance <sup>e</sup>	Z <sub>OUT</sub>	<u> </u>		Room	30	15	45	kΩ
Short Circuit Current	I <sub>SREF</sub>	$V_{REF} = -V_{IN}$		Room	100	70	130	μΑ
Temperature Stability <sup>e</sup>	$T_{REF}$			Full	0.50		1.0	mV/°C
Oscillator								
Maximum Frequencye	$f_{MAX}$	$R_{OSC} = 0$		Room	3	1		MHz
	£	$R_{OSC} = 330 \text{ k}$ , See Note f		Room	100	80	120	kHz
Initial Accuracy	f <sub>OSC</sub>	$R_{OSC} = 150 \text{ k}$ , See Note f		Room	200	160	240	
Voltage Stability	$\Delta f/f$	$\Delta f/f = f(13.5 \text{ V}) - f(9.5 \text{ V})/f(9.5 \text{ V})$		Room	10		15	%
Temperature Coefficient <sup>e</sup>	T <sub>OSC</sub>			Full	200		500	ppm/°C
Error Amplifier								-
Feedback Input Voltage	$V_{FB}$ OSC IN = $-V_{IN}$	FB Tied to COMP	Si9110	Room	4.00	3.96	4.04	V
		$ \begin{array}{l} OSC IN = -V_{IN} \\ (OSC Disabled) \end{array} $	Si9111	Room	4.00	3.60	4.40	V
Input BIAS Current	$I_{FB}$	OSC IN = $-V_{IN}$ , $V_{FB} = 4 V$		Room	25		500	nA



# $Specifications^{a} \\$

Parameter	Symbol	$\label{eq:conditions} \begin{split} \textbf{Test Conditions} \\ \textbf{Unless Otherwise Specified} \\ \textbf{DISCHARGE} &= -V_{IN} = 0 \text{ V} \\ V_{CC} &= 10 \text{ V}, +V_{IN} = 48 \text{ V} \\ R_{BIAS} &= 390 \text{ k}\Omega, R_{OSC} = 330 \text{ k}\Omega \end{split}$	Temp <sup>b</sup>	Тур <sup>с</sup>	<b>D Suffix</b> -40 to 85°C			
					Min <sup>d</sup>	Max <sup>d</sup>	Unit	
Error Amplifier (Cont	t' <b>d</b> )							
Input OFFSET Voltage	V <sub>OS</sub>		Room	± 15		±40	mV	
Open Loop Voltage Gain <sup>e</sup>	A <sub>VOL</sub>	$OSC IN = -V_{IN}$	Room	80	60		dB	
Unity Gain Bandwidthe	BW	(OSC Disabled)	Room	1.3	1		MHz	
Dynamic Output Impedance <sup>e</sup>	Z <sub>OUT</sub>		Room	1000		2000	Ω	
Output Current	I <sub>OUT</sub>	Source ( $V_{FB} = 3.4 \text{ V}$ )	Room	-2.0		-1.4	A	
		$Sink (V_{FB} = 4.5 V)$	Room	0.15	0.12		mA	
Power Supply Rejection	PSRR	$9.5 \text{ V} \le \text{V}_{\text{CC}} \le 13.5 \text{ V}$	Room	70	50		dB	
Current Limit	-			-				
Threshold Voltage	V <sub>SOURCE</sub>	$V_{FB} = 0 V$	Room	1.2	1.0	1.4	V	
Delay to Outpute	t <sub>d</sub>	$V_{SENSE} = 1.5 \text{ V}$ , See Figure 1	Room	100		150	ns	
Pre-Regulator/Start-U	p		•					
Input Voltage	+V <sub>IN</sub>	$I_{IN} = 10 \mu A$	Room		120		V	
Input Leakage Current	+I <sub>IN</sub>	$V_{CC} \ge 9.4 \text{ V}$	Room			10	μΑ	
Pre-Regulator Start-Up Current	I <sub>START</sub>	Pulse Width $\leq 300 \mu\text{s}$ , $V_{CC} = V_{ULVO}$	Room	15	8		mA	
V <sub>CC</sub> Pre-Regulator Turn- Off Threshold Voltage	$V_{REG}$	$I_{PRE\text{-}REGULATOR} = 10~\mu\text{A}$	Room	8.6	7.8	9.4		
Undervoltage Lockout	V <sub>UVLO</sub>		Room	8.1	7.0	8.9	V	
V <sub>REG</sub> -V <sub>UVLO</sub>	V <sub>DELTA</sub>		Room	0.6	0.3			
Supply								
Supply Current	$I_{CC}$	C <sub>LOAD</sub> < 75 pF (Pin 4)	Room	0.6	0.45	1.0	mA	
Bias Current	I <sub>BIAS</sub>		Room	15	10	20	μΑ	
Logic								
SHUTDOWN Delay <sup>e</sup>	$t_{\mathrm{SD}}$	$C_L = 500 \text{ pF}, V_{SENSE} - V_{IN}$ See Figure 2	Room	50		100		
SHUTDOWN Pulse Width <sup>e</sup>	t <sub>SW</sub>	See Figure 3	Room		50			
RESET Pulse Widthe	t <sub>RW</sub>		Room		50		ns	
Latching Pulse Width SHUTDOWN and RE- SET Lowe	$t_{ m LW}$	See Figure 3	Room		25			
Input Low Voltage	$V_{\rm IL}$		Room			2.0	v	
Input High Voltage	$V_{\mathrm{IH}}$		Room		8			



## **Specifications**<sup>a</sup>

		Test Conditions Unless Otherwise Specified				<b>D Suffix</b> -40 to 85°C	
Parameter	Symbol	$\begin{split} DISCHARGE &= -V_{IN} = 0 \ V \\ V_{CC} &= 10 \ V, +V_{IN} = 48 \ V \\ R_{BIAS} &= 390 \ k\Omega, R_{OSC} = 330 \ k\Omega \end{split}$	Temp <sup>b</sup>	Турс	Min <sup>d</sup>	Max <sup>d</sup>	Unit
Logic (Cont'd)							
Input Current Input Voltage High	I <sub>IH</sub>	$V_{IN} = 10 \text{ V}$	Room	1		5	4
Input Current Input Voltage Low	$I_{\mathrm{IL}}$	$V_{IN} = 0 V$	Room	-25	-35		μΑ
Output							
Output High Voltage	V <sub>OH</sub>	$I_{OUT} = -10 \text{ mA}$	Room Full		9.7 9.5		V
Output Low Voltage	V <sub>OL</sub>	$I_{OUT} = 10 \text{ mA}$	Room Full			0.30 0.50	V
Output Resistance	R <sub>OUT</sub>	I <sub>OUT</sub> = 10 mA, Source or Sink	Room Full	20 25		30 50	Ω
Rise Time <sup>e</sup>	t <sub>r</sub>	$C_{L} = 500 \text{ pF}$	Room	40		75	ns
Fall Time <sup>e</sup>	$t_{\mathrm{f}}$	оц 300 рг	Room	40	·	75	115

#### Notes

- Refer to PROCESS OPTION FLOWCHART for additional information.
- Room =  $25^{\circ}$ C, Full = as determined by the operating temperature suffix.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- Guaranteed by design, not subject to production test.  $C_{STRAY}$  Pin  $8 = \le 5$  pF.

## **Timing Waveforms**








Figure 3.




## **Typical Characteristics**





## **Pin Configurations**

#### **Dual-In-Line and SOIC**



Order Numbers

Plastic DIP: Si9110DJ, Si9111DJ

SOIC: Si9110DY, Si9111DY

## **Detailed Description**

#### Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9110/9111 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up,  $+V_{IN}$  (pin 2) will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between  $+V_{IN}$  and  $V_{CC}$  (pin 6). This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the  $V_{CC}$  pin. The constant current is disabled when  $V_{CC}$  exceeds 8.6 V. If  $V_{CC}$  is not forced to exceed the 8.6-V threshold, then  $V_{CC}$ 

will be regulated to a nominal value of 8.6 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output driver disabled until  $V_{CC}$  exceeds the undervoltage lockout threshold (typically 8.1 V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will be at least 300 mV less than the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to  $V_{CC}$  such that the constant current source is always disabled.



## **Detailed Description (Cont'd)**

**Note:** During start-up or when  $V_{CC}$  drops below 8.6 V the start-up circuit is capable of sourcing up to 20 mA. This may lead to a high level of power dissipation in the IC (for a 48-V input, approximately 1 W). Excessive start-up time caused by external loading of the  $V_{CC}$  supply can result in device damage. Figure 4 gives the typical pre-regulator current at BiC/DMOS as a function of input voltage.

#### **BIAS**

To properly set the bias for the Si9110/9111, a 390-k $\Omega$  resistor should be tied from BIAS (pin 1) to  $-V_{IN}$  (pin 5). This determines the magnitude of bias current in all of the analog sections and the pull-up current for the  $\overline{SHUDOWN}$  and RESET pins. The current flowing in the bias resistor is nominally 15  $\mu A$ .

#### **Reference Section**

The reference section of the Si9110 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. The trimming procedure that is used on the Si9110 brings the output of the error amplifier (which is configured for unity gain during trimming) to within  $\pm 1\%$  of 4 V. This compensates for input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Applications which use a separate external reference, such as non-isolated converter topologies and circuits employing optical coupling in the feedback loop, do not require a trimmed voltage reference with 1% accuracy. The Si9111 accommodates the requirements of these applications at a lower cost, by leaving the reference voltage untrimmed. The 10% accurate reference thus provided is sufficient to establish a dc bias point for the error amplifier.

#### **Error Amplifier**

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input current. The noninverting input to the error

amplifier  $(V_{REF})$  is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

#### **Oscillator Section**

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to  $-V_{IN}$  for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to  $\leq 50\%$  by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization is accomplished by capacitive coupling of a positive SYNC pulse into the OSC IN (pin 8) terminal. For a 5-V pulse amplitude and 0.5- $\mu$ s pulse width, typical values would be 100 pF in series with 3 k $\Omega$  to pin 8.

#### **SHUTDOWN** and RESET

SHUTDOWN (pin 11) and RESET (pin 12) are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Table 1: Truth Table for the **SHUTDOWN** and RESET Pins

SHUT- DOWN	RESET	Output
Н	Н	Normal Operation
Н	7.	Normal Operation (No Change)
L	Н	Off (Not Latched)
L	L	Off (Latched)
Ţ	L	Off (Latched, No Change)

Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.



## **Detailed Description (Cont'd)**

#### **Output Driver**

The push-pull driver output has a typical on-resistance of  $20 \Omega$ . Maximum switching times are specified at 75 ns for a 500-pF load. This is sufficient to directly drive MOSFETs such as the 2N7004, 2N7005, IRFD120 and IRFD220. Larger devices can be driven, but switching

times will be longer, resulting in higher switching losses. In order to drive large MOSPOWER devices, it is necessary to use an external driver IC, such as the Siliconix D469A. The D469A can switch very large devices such as the SMM20N50 (500 V, 0.3  $\Omega$ ) in approximately 100 ns.

## **Applications**




Figure 4. 5-Watt Power Supply for Telecom Applications