

www.ti.com

# DUAL COMPLEMENTARY-OUTPUT DC/DC CONVERTER FOR DSL

#### **FEATURES**

- Dual Complementary Outputs (±5 V, ±12 V, or ±15 V)
- Input Voltage Range: 36 V to 75 V
- On/Off Enable for Sequencing
- 1500 VDC Isolation
- Over-Current Protection
- Over-Voltage Protection (PTB48511 only)
- Over-Temperature Shutdown
- Under-Voltage Lockout
- Temp Range: –40°C to 85°C
- Industry Standard Outline
- Fixed Frequency Operation
- Synchronizes with PTB48500
- Powers Line Driver ICs for AC-7 and Other xDSL Chipsets
- Safety Approvals:
  - EN 60950
  - UL/cUL 60950



#### DESCRIPTION

The PTB4851x series of isolated DC/DC converter modules produce a complementary pair of regulated supply voltages for powering line-driver ICs in xDSL telecom applications. The modules operate from a standard telecom (–48 V) central office (CO) supply and can provide up to a 72 W of power in a balanced load configuration.

The A-suffix module ( $\pm 5$  V) is designed to power the line driver ICs for the AC-7 ADSL chipset. Other voltage options will power other analog applications requiring a complementary supply with relatively balanced loads.o

Both the PTB48510 and PTB48511 include an "on/off" enable control, output current limit, over-temperature protection, and input under-voltage lockout (UVLO). The PTB48511 adds output over-voltage protection (OVP).

The control inputs, *Enable* and *Sync In*, are compatible with the *EN Out* and *Sync Out* signals of the PTB48500 DC/DC converter. This allows the power-up and switching frequency of the PTB4851x modules to be directly controlled from a PTB48500. Together the PTB48500 and PTB4851xA converters meet all the system power and sequencing requirements of the AC- ADSL chipset.


The PTB4851x uses double-sided surface mount technology contruction. The package size is based on the industry standard outline and does not require a heatsink. Both through-hole and surface mount pin configurations are available.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### STAND-ALONE APPLICATION



#### **ORDERING INFORMATION**

Base Part No. (PTB4851xxx)		Output Vol	Output Voltage (PTB4851xx)		Options (PT4851xx)	Pkg Ref. <sup>(1)</sup>	
Order Prefix	rder Prefix Description		Voltage	Code Description			
PTB48510xxx	Basic Model	Α	±5 V	AH	Horiz. T/H	(ERK)	
PTB48511xxx	Adds Output OVP <sup>(2)</sup>	В	±12 V	AS	SMD, Standard (3)	(ERL)	
		С	±15 V <sup>(4)</sup>				

- (1) Reference the applicable package reference drawing for the dimensions and PC board layout.
- (2) Output Over-Voltage Protection
   (3) Standard option specifies 63/37, Sn/Pb pin solder material.
- (4)  $\pm 15$ -V output is not available with the PTB48511.

## **Environmental and General Specifications**

(Unless otherwise stated, all voltages are with respect to -V<sub>in</sub>)

				VALUE	UNIT
V <sub>in</sub>	Input Voltage Range	Over output load range		36 to 75	VDC
	Isolation Voltage	Input-output/input/case		1500	V
	Capacitance	Input to output		1500	pF
	Resistance	Input to output	10	mΩ	
T <sub>A</sub>	Operating Temperature Range	Over V <sub>in</sub> Range		-40 to 85	° C
OTD	Out Town water Parts of	Shutdown threshold	115 <sup>(1)</sup>	°C	
OTP	Over-Temperature Protection	Hysterisis	10	°C	
T <sub>reflow</sub>	Solder Reflow Temperature	Surface temperature of module bod	ly or pins	235 (2)	°C
Ts	Storage Temperature			-40 to 125	°C
	Mechanical Shock	Per Mil-STD-883D, Method 2002.3	T/H	500	- G's
	Wechanical Shock	1 msec, 1/2 Sine, mounted	SMD	250	GS
	Mark and add Wheet as MILOTO COOR	Mil-STD-883D, Method 2007.2	T/H	10	01
	Mechanical Vibration Mil-STD-883D	20-2000 Hz	SMD	5	- G's
	Weight			28	grams
	Flammability	Meets UL 94V-O			

This parameter is assured by design.

<sup>(2)</sup> During reflow of SMD package version do not elevate peak temperature of the module, pins or internal components above the stated maximum.



#### **ELECTRICAL CHARACTERISTICS**

(Unless otherwise stated,  $T_A = 25^{\circ}C$ ,  $V_{in} = 48$  V,  $C_{in} = 0$   $\mu\text{F}$ ,  $\pm C_O = 0$   $\mu\text{F}$ ,  $|\pm I_O| = |-I_O|$ , and  $|\pm I_O| = 0.5$   $|\pm I_O|$   $|\text{max}\rangle$ 

DADAMETER		TEST COMPLETIONS			ГВ4851хА	1		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Po	Output Power	Total output power from ±V <sub>o</sub>		0		65 <sup>(1)</sup>	W	
±I <sub>O</sub>	Output Current	Over V <sub>in</sub> range,   +I <sub>0</sub>   −   − I <sub>0</sub>   ≤ 0.1 A		0		6.5(2)	Α	
+I <sub>O</sub>   -   -I <sub>O</sub>	Output Load Imbalance	+I <sub>O</sub>   ≥0.1 A,  –I <sub>O</sub>   ≥0.1 A		0		1 <sup>(3)</sup>	Α	
±V <sub>O</sub>	Output Voltage	Includes set point, line, load, $  +I_0   -  -I_0  $ $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$	≤ 0.1 A,	4.75 <sup>(2)</sup>	5	5.25 <sup>(2)</sup>	V	
$\Delta Reg_temp$	Temperature Variation	-40°C ≤ T <sub>A</sub> ≤ 85°C,  ±I <sub>O</sub>   = 0.1 A	+V <sub>O</sub>		±1		%Vo	
△I (C9temp	remperature variation	40 0 2 1 <sub>A</sub> 2 00 0,  ±10   = 0.1 A	-V <sub>O</sub>		±1		70 0	
$\Delta \text{Reg}_{\text{line}}$	Line Regulation	Over V <sub>in</sub> range, balanced load	±V <sub>O</sub>		±0.1	±0.4	%V <sub>O</sub>	
$\Delta \text{Reg}_{\text{load}}$	Load Regulation	Over ±IO range, balanced load	±V <sub>O</sub>		±0.2	±0.4	%Vo	
η	Efficiency				86%			
V <sub>r</sub>	V <sub>O</sub> Ripple (pk-pk)	20 MHz bandwidth, $C_O = 10 \mu F$ tantalum ca	pacitor		20	30(4)	$mV_{pp}$	
t <sub>tr</sub>	Transient Deserves	0.11 A/μs load step, 50% to 75% ±I <sub>O</sub> max			30		μs	
$\Delta V_{tr}$	Transient Response	±V <sub>O</sub>   over/undershoot			±1.0		%V <sub>O</sub>	
I <sub>O</sub> trip	Over Current Threshold	V <sub>I</sub> = 36 V, reset followed by auto-recovery		6.8	7.5	10	Α	
1.07.1	Over Voltage Threshold	Outputs lately at all (5)	PTB48510	NA		NA	V	
$ \pm V_O _{trip}$		Outputs latched off (5)	PTB48511	5.9		7		
	Chart Cinavit Comment		±I <sub>O</sub> I <sub>pk</sub>		12.5		Α	
	Short Circuit Current	Continuous over-current trip, $ +I_O  =  -I_O $	Duty		10%			
±V <sub>O</sub>   <sub>adj</sub>	Output Voltage Adjust Range	+V <sub>O</sub>   and  -V <sub>O</sub>   adjust simultaneously	+V <sub>O</sub>   and  -V <sub>O</sub>   adjust simultaneously			5.5	V	
fs	Switching Frequency	Over V <sub>in</sub> and I <sub>O</sub> ranges		440	470 <sup>(6)</sup>	500	kHz	
V <sub>in</sub> on	Hadan Wallana Laskaut	V <sub>in</sub> increasing			33		.,	
V <sub>in</sub> off	Under-Voltage Lockout	V <sub>in</sub> decreasing			32		V	
	On/Off Enable (pin 3)	Referenced to -V <sub>in</sub> (pin 4)						
$V_{IH}$	Input High Voltage			3.6		75 <sup>(7)</sup>	١.,	
V <sub>IL</sub>	Input Low Voltage			-0.2		0.8	V	
I <sub>IL</sub>	Input Low Current					-1	mA	
I <sub>in</sub> standby	Standby Input Current	Pin 3 connected			2		mA	
t <sub>on</sub>	Start-up Time	$ \pm I_0  = 1 \text{ A},  \pm V_0  \text{ rising 0 to 0.95}  \pm V_0 _{\text{typ}}$		6	10	22	ms	
C <sub>in</sub>	Internal Input Capacitance				3		μF	
±C <sub>O</sub>	External Output Capacitance	Capacitance from either output to COM (pin 6)		0		5000 <sup>(8</sup>	μF	
MEDE	Darate Pro	Per Telcordia SR-332 50% stress,	PTB48510A	2.7			40611	
MTBF	Reliability	$T_A = 40$ °C, ground benign	PTB48511A	2.5			10 <sup>6</sup> Hrs	

- (1) See Safe Operating Area curves or contact the factory for the appropriate derating.
- (2) Under balanced load conditions, load current flowing out of +Vo is balanced to within ±0.1 A of that flowing into -Vo.
- (3) A load imbalance is the difference in current flowing from +V<sub>O</sub> to -V<sub>O</sub>. The module can operate with a higher imbalance but with reduced specifications.
- (4) Output voltage ripple is measured with a 10 μF tantalum capacitor connected from +V<sub>O</sub> (pin 5) or -V<sub>O</sub> (pin 8), to COM (pin 6).
- (5) If the over-voltage threshold is exceeded by either regulated output the module will shut down, turning both outputs off. This is a latched condition, which can only by reset by removing and then re-applying the module's input power.
- (6) This is the free-running frequency. The module can be made to synchronize with the PTB48500 when both modules are used together in a system.
- (7) The On/Off Enable (pin 3) has an internal pull-up and may be controlled with an open-collector (or open-drain) transistor. The input is diode protected and may be connected to +V<sub>in</sub>. The open-circuit voltage is 5 V max. If it is left open circuit the converter will operate when input power is applied.
- (8) Electrolytic capacitors with very low equivalent series resistance (ESR) may induce instability when used on the output. Consult the factory before using capacitors with organic, or polymer-aluminum type electrolytes.



#### **ELECTRICAL CHARACTERISTICS**

(Unless otherwise stated,  $T_A$  = 25°C,  $V_{in}$  = 48 V,  $C_{in}$  = 0  $\mu$ F,  $\pm C_O$  = 0  $\mu$ F,  $|\pm I_O|$  =  $|-I_O|$ , and  $|\pm I_O|$  = 0.5  $|\pm I_O|$  |max)

DADAMETER		TEGT COMPLETIONS			PTB4851xB		
	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Po	Output Power	Total output power from ±V <sub>o</sub>		0		72 <sup>(1)</sup>	W
±I <sub>O</sub>	Output Current	Over V <sub>in</sub> range,   +I <sub>o</sub>   −   − I <sub>O</sub>   ≤ 0.1 A		0		3(2)	Α
+I <sub>O</sub>   -   -I <sub>O</sub>	Output Load Imbalance	+I <sub>O</sub>   ≥0.1 A,  –I <sub>O</sub>   ≥0.1 A		0		1 <sup>(3)</sup>	Α
±V <sub>O</sub>	Output Voltage	Includes set point, line, load, $ +I_O  -  -I_O $ -40°C $\leq T_A \leq 85$ °C	≤ 0.1 A,	11.6 <sup>(2)</sup>	12	12.4 <sup>(2)</sup>	V
$\Delta Reg_{temp}$	Temperature Variation	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C},  \pm \text{I}_{\text{O}}  = 0.1 \text{ A}$ $\pm \text{V}_{\text{O}}$			±1		%V <sub>O</sub>
$\Delta Reg_line$	Line Regulation	Over V <sub>in</sub> range, balanced load			±0.05	±0.5	%V <sub>O</sub>
$\Delta Reg_{load}$	Load Regulation	Over ±I <sub>O</sub> range, balanced load	±V <sub>O</sub>		±0.1	±1	%V <sub>O</sub>
η	Efficiency		•		89%		
V <sub>r</sub>	V <sub>O</sub> Ripple (pk-pk)	20 MHz bandwidth, $C_O = 10 \mu F$ tantalum ca	pacitor		20	80(4)	$mV_{pp}$
t <sub>tr</sub>	T'	0.1 A/μs load step, 50% to 75% ±l <sub>O</sub> max			30		μs
$\Delta V_{tr}$	Transient Response	±V <sub>O</sub>   over/undershoot			±1		%V <sub>O</sub>
I <sub>O</sub> trip	Over Current Threshold	V <sub>I</sub> = 36 V, reset followed by auto-recovery		3.3	3.8	5	Α
±V <sub>O</sub>   <sub>trip</sub>	Over Voltage Threshold	Outputs latched off <sup>(5)</sup>	PTB48510A	NA		NA	V
			PTB48511A	14	15.8	17	
	Chart Circuit Current	Continuous aver augreent trip	l±l <sub>O</sub> l <sub>pk</sub>		6		Α
	Short Circuit Current	Continuous over-current trip, $ +I_O  =  -I_O $	Duty		10%		
±V <sub>O</sub>   <sub>adj</sub>	Output Voltage Adjust Range	+V <sub>O</sub>   and  -V <sub>O</sub>   adjust simultaneously	+V <sub>O</sub>   and  –V <sub>O</sub>   adjust simultaneously			13.4	V
fs	Switching Frequency	Over V <sub>in</sub> and I <sub>O</sub> ranges		440	480 <sup>(6)</sup>	500	kHz
V <sub>in</sub> on	Hadaa Walta aa Laabaad	V <sub>in</sub> increasing			33		
V <sub>in</sub> off	Under-Voltage Lockout	V <sub>in</sub> decreasing			32		V
	On/Off Enable (pin 3)	Referenced to -V <sub>in</sub> (pin 4)					
$V_{IH}$	Input High Voltage			3.6		75 <sup>(7)</sup>	\ /
V <sub>IL</sub>	Input Low Voltage			-0.2		0.8	V
I <sub>IL</sub>	Input Low Current					-1	mA
I <sub>in</sub> standby	Standby Input Current	Pin 3 open circuit			2		mA
t <sub>on</sub>	Start-up Time	$ \pm I_O $ = 1 A, $ \pm V_O $ rising 0 to 0.95 $ \pm V_O _{typ}$		6	12	18	ms
C <sub>in</sub>	Internal Input Capacitance	,,			3		μF
±C <sub>O</sub>	External Output Capacitance	Capacitance from either output to COM (pin 6)		0		3000(8	μF
MTBF	MTBF Reliability To record the Second		PTB48510B PTB48511B	2.8 2.5			10 <sup>6</sup> Hrs
		PIB4851		2.0			

- (1) See Safe Operating Area curves or contact the factory for the appropriate derating.
- (2) Under balanced load conditions, load current flowing out of +Vo is balanced to within ±0.1 A of that flowing into -Vo.
- (3) A load imbalance is the difference in current flowing from +V<sub>O</sub> to -V<sub>O</sub>. The module can operate with a higher imbalance but with reduced specifications.
- (4) Output voltage ripple is measured with a 10 μF tantalum capacitor connected from +V<sub>O</sub> (pin 5) or -V<sub>O</sub> (pin 8), to COM (pin 6).
- (5) If the over-voltage threshold is exceeded by either regulated output the module will shut down, turning both outputs off. This is a latched condition, which can only by reset by removing and then re-applying the module's input power.
- (6) This is the free-running frequency. The module can be made to synchronize with the PTB48500 when both modules are used together in a system.
- (7) The On/Off Enable (pin 3) has an internal pull-up and may be controlled with an open-collector (or open-drain) transistor. The input is diode protected and may be connected to +V<sub>in</sub>. The open-circuit voltage is 5 V max. If it is left open circuit the converter will operate when input power is applied.
- (8) Electrolytic capacitors with very low equivalent series resistance (ESR) may induce instability when used on the output. Consult the factory before using capacitors with organic, or polymer-aluminum type electrolytes.



#### **ELECTRICAL CHARACTERISTICS**

(Unless otherwise stated,  $T_A = 25^{\circ}C$ ,  $V_{in} = 48$  V,  $C_{in} = 0$   $\mu F$ ,  $\pm C_O = 0$   $\mu F$ ,  $|+|_O| = |-|_O|$ , and  $|\pm|_O| = 0.5$   $|\pm|_O|$  max)

DADAMETED		TEST SOMBITIONS	P	ГВ4851хЕ	}		
	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Po	Output Power	Total output power from ±V <sub>O</sub>		0		66 <sup>(1)</sup>	W
±I <sub>O</sub>	Output Current	Over $V_{in}$ range, $  +I_{O}   -   - I_{O}   \le 0.1 \text{ A}$		0		2.2(2)	Α
+I <sub>0</sub>   -   -I <sub>0</sub>	Output Load Imbalance	+I <sub>O</sub>   ≥0.1 A,  –I <sub>O</sub>   ≥0.1 A		0		1 <sup>(3)</sup>	Α
±V <sub>O</sub>	Output Voltage	Includes set point, line, load, $ +I_O  -  -I_O $ -40°C $\leq T_A \leq 85$ °C	≤ 0.1 A,	14.5 <sup>(2)</sup>	15	15.5 <sup>(2)</sup>	V
$\Delta \text{Reg}_{\text{temp}}$	Temperature Variation	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}, \  \pm\text{I}_{\text{O}}  = 0.1 \text{ A}$	±V <sub>Ο</sub>		±1		%V <sub>O</sub>
$\Delta \text{Reg}_{\text{line}}$	Line Regulation	Over V <sub>in</sub> range, balanced load	±V <sub>O</sub>		±0.05	±0.5	%V <sub>O</sub>
$\Delta \text{Reg}_{\text{load}}$	Load Regulation	Over ±I <sub>O</sub> range, balanced load	±V <sub>Ο</sub>		±0.1	±1	%V <sub>O</sub>
η	Efficiency	$ \pm I_O  =  \pm I_O \text{ (max)} $			90%		
V <sub>r</sub>	V <sub>O</sub> Ripple (pk-pk)	20 MHz bandwidth, $C_O = 10 \mu F$ tantalum ca	apacitor		50	100(4)	$mV_{pp}$
t <sub>tr</sub>	T	0.1 A/μs load step, 50% to 75% ±I <sub>O</sub> max			30		μs
$\Delta V_{tr}$	Transient Response	±V <sub>O</sub>   over/undershoot			±1		%V <sub>O</sub>
I <sub>O</sub> trip	Over Current Threshold	V <sub>I</sub> = 36 V, reset followed by auto-recovery		2.45	3	3.85	Α
	Object Object Operated	Continuous over surrent trip	±I <sub>O</sub> I <sub>pk</sub>		4.5		Α
	Short Circuit Current	Continuous over-current trip, $ +I_O  =  -I_O $	Duty		10%		
±V <sub>O</sub>   <sub>adj</sub>	Output Voltage Adjust Range	+V <sub>O</sub>   and  -V <sub>O</sub>   adjust simultaneously		7.2		16.7	V
fs	Switching Frequency	Over V <sub>in</sub> and I <sub>O</sub> ranges		440	480(5)	520	kHz
V <sub>in</sub> on	Lladar Valtara Ladrovt	V <sub>in</sub> increasing			33		V
V <sub>in</sub> off	Under-Voltage Lockout	V <sub>in</sub> decreasing		32		V	
	On/Off Enable (pin 3)	Referenced to -V <sub>in</sub> (pin 4)					
$V_{IH}$	Input High Voltage			3.6		75 <sup>(6)</sup>	.,
$V_{IL}$	Input Low Voltage			-0.2		0.8	V
I <sub>IL</sub>	Input Low Current					-1	mA
I <sub>in</sub> standby	Standby Input Current	Pin 3 open circuit			2		mA
t <sub>on</sub>	Start-up Time	$ \pm I_O  = 1 \text{ A},  \pm V_O  \text{ rising 0 to 0.95 }  \pm V_O _{\text{typ}}$		6	12	18	ms
C <sub>in</sub>	Internal Input Capacitance	- 71			3		μF
±C <sub>O</sub>	External Output Capacitance	Capacitance from either output to COM (pin 6)		0		3000(7	μF
MTBF	Reliability	Per Telcordia SR-332 50% stress, T <sub>A</sub> = 40°C, ground benign		2.8		_	10 <sup>6</sup> Hrs

- See Safe Operating Area curves or contact the factory for the appropriate derating.
   Under balanced load conditions, load current flowing out of +V<sub>O</sub> is balanced to within ±0.1 A of that flowing into -V<sub>O</sub>.
   A load imbalance is the difference in current flowing from +V<sub>O</sub> to -V<sub>O</sub>. The module can operate with a higher imbalance but with reduced
- Output voltage ripple is measured with a 10  $\mu$ F tantalum capacitor connected from +V<sub>O</sub> (pin 5) or -V<sub>O</sub> (pin 8), to COM (pin 6). This is the free-running frequency. The module can be made to synchronize with the PTB48500 when both modules are used together in a system.
- The On/Off Enable (pin 3) has an internal pull-up and may be controlled with an open-collector (or open-drain) transistor. The input is diode protected and may be connected to +V<sub>in</sub>. The open-circuit voltage is 5 V max. If it is left open circuit the converter will operate when input power is applied.
- Electrolytic capacitors with very low equivalent series resistance (ESR) may induce instability when used on the output. Consult the factory before using capacitors with organic, or polymer-aluminum type electrolytes.



## **DEVICE INFORMATION**

# **TERMINAL FUNCTIONS**

TERMINAL		DESCRIPTION
NAME	NO.	DESCRIPTION
+Vin <sup>(1)</sup>	1	The positive input supply for the module with respect to $-V_{in}$ . When powering the module from a $-48~V$ telecom central office supply, this input is connected to the primary system ground.
Sync In	2	This pin is used when the PTB4851x and PTB4850x DC/DC converter modules are used together. Connecting this pin to the <i>Sync Out</i> of the PTB4850x module allows the PTB4851x to be synchronized to the same switch conversion frequency as the PTB4850x.
Enable (2)	3	This is an open-collector (open-drain) negative logic input that enables the module output. This pin is referenced to $-V$ in. A logic 0 at this pin enables the module's outputs, and a high impedance disables the outputs. If this feature is not used the pin should be connected to $-V$ in.
		<b>Note:</b> Connecting this input directly to the <i>EN Out</i> pin of the PTB4850x enables the output voltages from both converters (PTB4850x and PTB4851x) to power up in sequence.
-Vin	4	The negative input supply for the module, and the 0 VDC reference for the <i>Enable</i> , <sup>(3)</sup> and <i>Sync In</i> signals. When the module is powered from a +48-V supply, this input is connected to the 48-V Return.
+Vout	5	The positive output supply voltage, which is referenced to the COM node. The voltage at +Vout has the same magnitude, but is the complement to that at -Vout.
-Vout	8	The negative output supply voltage, which is referenced to the COM node. The voltage at –Vout has the same magnitude, but is the complement to that at +Vout.
СОМ	6	The secondary return reference for the module's regulated output voltages. This node is dc isolated from the input supply pins.
±Vo Adjust	7	Using a single resistor, this pin allows the magnitude of both +Vout and -Vout to be adjusted together, either higher or lower than their preset value. If not used, this pin should be left open circuit.


- (1) Shaded functions indicate signals that are referenced to -Vin.
   (2) Denotes negative logic: Open = Output Off, -Vin = Normal operation
   (3) Denotes negative logic: Open = Output Off, -Vin = Normal operation




#### TYPICAL CHARACTERISTICS


# PTB4851xA CHARACTERISTIC DATA at $V_{IN} = 48 \text{ V}$

Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the converter.




Under a balanced load, current flowing out of +V<sub>O</sub> is equal to that flowing into -V<sub>O</sub>.
 Figure 1.





A. Under a balanced load, current flowing out of +V<sub>O</sub> is equal to that flowing into -V<sub>O</sub>.
 Figure 2.



#### **SAFE OPERATING AREA PTB4851xA**


SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating



# **TYPICAL CHARACTERISTICS (continued)**

SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4 in.  $\times$  4 in. double-sided PCB with 1 oz. copper.

temperatures. Derating limits apply to modules soldered directly to a 4 in. × 4 in. double-sided PCB with 1 oz. copper.




Under a balanced load, current flowing out of +V<sub>O</sub> is equal to that flowing into -V<sub>O</sub>.




# **TYPICAL CHARACTERISTICS (Continued)**


# PTB4851xB CHARACTERISTIC DATA at V<sub>IN</sub> = 48 V

Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the converter.




Under a balanced load, current flowing out of +V<sub>O</sub> is equal to that flowing into -V<sub>O</sub>.
 Figure 6.





A. Under a balanced load, current flowing out of +V<sub>O</sub> is equal to that flowing into -V<sub>O</sub>.
 Figure 7.



## **SAFE OPERATING AREA PTB4851xB**


SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating



# **TYPICAL CHARACTERISTICS (Continued) (continued)**

SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4 in.  $\times$  4 in. double-sided PCB with 1 oz. copper.

temperatures. Derating limits apply to modules soldered directly to a 4 in. × 4 in. double-sided PCB with 1 oz. copper.




Under a balanced load, current flowing out of +V<sub>O</sub> is equal to that flowing into -V<sub>O</sub>.
 Figure 10.




## **TYPICAL CHARACTERISTICS (Continued)**

# PTB48502A CHARACTERISTIC DATA at $V_{IN} = 48 \text{ V}$

Characteristic data has been developed from actual products tested at  $25^{\circ}$ C. This data is considered typical data for the converter. Derating limits apply to modules soldered directly to a 4 in.  $\times$  4 in. double-sided PCB with 1 oz. copper.



Under a balanced load, current flowing out of +V<sub>O</sub> is equal to that flowing into -V<sub>O</sub>.
 Figure 11.



POWER DISSIPATION VS LOAD CURRENT

10

M 8

0 0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 IL - Load Current - A

 A. Under a balanced load, current flowing out of +V<sub>O</sub> is equal to that flowing into -V<sub>O</sub>.
 Figure 12.




Figure 14.

#### **SAFE OPERATING AREA PTB48510C**


SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating



# **TYPICAL CHARACTERISTICS (Continued) (continued)**

SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4 in.  $\times$  4 in. double-sided PCB with 1 oz. copper.

temperatures. Derating limits apply to modules soldered directly to a 4 in. × 4 in. double-sided PCB with 1 oz. copper.



Under a balanced load, current flowing out of +V<sub>O</sub> is equal to that flowing into -V<sub>O</sub>.
 Figure 15.



#### **APPLICATION INFORMATION**

# ADJUSTING THE LOWER OUTPUT VOLTAGE OF THE PTB4850X SERIES OF DC/DC CONVERTERS

The PTB48510 and PTB48511 DC/DC converters produce a balanced pair of complimentary output voltages. They are identified +V\_OUT and -V\_OUT, respectively. The magnitude of both output voltages can be adjusted together as a pair, higher or lower, by up to  $\pm 10\%$  of their nominal. The adjustment method uses a single external resistor. The value of the resistor determines the adjustment magnitude, and its placement determines whether the magnitude is increased or decreased. The resistor values can be calculated using the appropriate formula (see below). The formula constants are given in Table 1. The placement of each resistor is as follows.

**Adjust Up:**<sup>3</sup> To increase the magnitude of both output voltages, place a resistor  $R_1$  between  $\pm Vo_1$  Adj (pin 7) and the  $-V_{OUT}$  (pin 8) voltage rail; see Figure 16.




Figure 16. TITLE??

**Adjust Down:** To decrease the magnitude of both output voltages, add a resistor ( $R_2$ ), between *Vo Adj* (pin 7) and the  $+V_{OUT}$  (pin 5) voltage rail; see Figure 17.




Figure 17. TITLE??

# CALCULATION OF RESISTOR ADJUST VALUES

The value of the adjust resistor is calculated using one of the following equations. Use the equation for  $R_1$  to adjust up, or  $(R_2)$  to adjust down.

$$R_{1} [Adjust Up] = \frac{V_{r} R_{o}}{2(V_{a} - V_{o})} - R_{s} k\Omega$$
(1)

$$(R_2)$$
 [Adjust Down] =  $\frac{R_0(2 V_a - V_r)}{2(V_0 - V_a)} - R_s k\Omega$  (2)

Where:

 $V_o$  = Magitude of the original  $\pm V_{OUT}$ 

V<sub>a</sub> = Magnitude of the adjusted voltage

 $V_r$  = The reference voltage from Table 1

 $R_O$  = The resistance value in Table 1

R<sub>S</sub> = The series resistance from Table 1

Table 1. Adjustment Range and Formula Parameters

Series Part No.	PTB4851xA	PTB4851xB	PTB48510C
V <sub>o</sub> (nom)	5 V	1.2 V	15 V
V <sub>a</sub> (min)	3.5 V	6.5 V	7.2 V
V <sub>a</sub> (max)	V <sub>a</sub> (max) 5.5 V		16.7V
V <sub>r</sub>	2.495 V	2.495 V	2.495 V
$R_n$ (k $\Omega$ )	7.5	18.2	22.1
$R_s$ (k $\Omega$ )	9.09	16.9	16.9

#### NOTES:

- A 0.05 W rated resistor may be used. The tolerance should be 1%, with a temperature stability of 100 ppm/°C or better. Place the resistor in either the R<sub>1</sub> or (R<sub>2</sub>) location, as close to the converter as possible.
- 2. Never connect capacitors to the  $\pm Vo$  Adj pin. Capacitance added to this pin can affect the stability of the regulated output.
- 3. The over-voltage protection (PTB48511x) is nominally set to 25% above the original output voltage set-point. Increasing the magnitude of the output voltages reduces the margin between the output voltage and the overvoltage (OV) protection threshold. This could make the module more sensitive to OV faults, as a result of random noise and load transients.



**Note:** An OV fault is a latched condition that shuts down the converter's outputs. The fault can only be cleared by cycling the Enable pin, or by momentarily removing input power to the module.o

# CONFIGURING THE PTB4850x and PTB4851x DC/DC CONVERTERS FOR DSL APPLICATIONS

When operated as a pair, the PTB4850x and PTB4851x converters are specifically designed to provide all the required supply voltages for powering xDSL chipsets. The PTB4850x produces two logic voltages. They include a 3.3-V source for logic and I/O, and a low-voltage for powering a digital signal processor core. The PTB4851x produces a balanced pair of complementary supply voltages that is required for the xDSL transceiver ICs. When used together in these types of applications, the PTB4850x and PTB4851x may be configured for power-up sequencing, and also synchronized to a common switch conversion frequency. Figure 19 shows the required cross-connects between the two converters to enable these two features.

#### SWITCHING FREQUENCY SYNCHRONIZATION

Unsynchronized, the difference in switch frequency introduces a beat frequency into the input and output AC ripple components from the converters. The beat frequency can vary considerably with any slight variation in either converter's switch frequency. This results in a variable and undefined frequency spectrum for the ripple waveforms, which would normally require separate filters at the input of each converter. When the switch frequency of the converters are synchronized, the ripple components are constrained to the fundamental and higher. This simplifies the design of the output filters, and allows a common filter to be specified for the treatment of input ripple.

#### POWER-UP SEQUENCING

The desired power-up sequence for the AC7 supply voltages requires that the two logic-level voltages from the PTB4850x converter rise to regulation prior to the two complementary voltages that power the transceiver ICs. This sequence cannot be assured if the PTB4850x and PTB4851x are allowed to power up independently, especially if the 48-V input voltage rises relatively slowly. To ensure the desired power-up sequence, the EN Out pin of the PTB4850x is directly connected to the activelow Enable input of the PTB4851x (see Figure 19). This allows the PTB4850x to momentarily hold off the outputs from the PTB4851x until the logic-level voltages have risen first. Figure 19 shows the power-up waveforms of all four supply voltages from the schematic of Figure 19.




Figure 18. Power-Up Sequencing Waveforms






Figure 19. Example of PTB4850x and PTB4851x Modules Configured for DSL Applications







#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
PTB48510AAH	ACTIVE	DIP MOD ULE	ERK	8	9	Pb-Free (RoHS)	Call TI	N / A for Pkg Type
PTB48510AAS	ACTIVE	DIP MOD ULE	ERL	8	9	TBD	Call TI	Level-1-235C-UNLIM
PTB48510AAZ	ACTIVE	DIP MOD ULE	BRL	8	9	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR
PTB48510BAH	ACTIVE	DIP MOD ULE	ERK	8	9	Pb-Free (RoHS)	Call TI	N / A for Pkg Type
PTB48510BAS	ACTIVE	DIP MOD ULE	ERL	8	9	TBD	Call TI	Level-1-235C-UNLIM
PTB48510BAZ	ACTIVE	DIP MOD ULE	ERL	8	9	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR
PTB48510CAH	ACTIVE	DIP MOD ULE	ERK	8	9	Pb-Free (RoHS)	Call TI	N / A for Pkg Type
PTB48510CAS	ACTIVE	DIP MOD ULE	ERL	8	9	TBD	Call TI	Level-1-235C-UNLIM
PTB48510CAZ	ACTIVE	DIP MOD ULE	ERL	8	9	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR
PTB48511AAH	ACTIVE	DIP MOD ULE	ERK	8	9	Pb-Free (RoHS)	Call TI	N / A for Pkg Type
PTB48511AAS	ACTIVE	DIP MOD ULE	ERL	8	9	TBD	Call TI	Level-1-235C-UNLIM
PTB48511AAZ	ACTIVE	DIP MOD ULE	ERL	8	9	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR
PTB48511BAH	ACTIVE	DIP MOD ULE	ERK	8	9	Pb-Free (RoHS)	Call TI	N / A for Pkg Type
PTB48511BAS	ACTIVE	DIP MOD ULE	ERL	8	9	TBD	Call TI	Level-1-235C-UNLIM
PTB48511BAZ	ACTIVE	DIP MOD ULE	ERL	8	9	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM


31-Jul-2006

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# ERK (R-PDSS-T8)

# DOUBLE SIDED MODULE




NOTES:

- All linear dimensions are in inches (mm).
- This drawing is subject to change without notice.
- C. 2 place decimals are  $\pm 0.020$  ( $\pm 0,51$ mm). D. 3 place decimals are  $\pm 0.010$  ( $\pm 0,25$ mm).
- E. Recommended keep out area for user components.
- F. Pins are 0.040" (1,02) diameter with 0.070" (1,78) diameter standoff shoulder.
- G. All pins: Material Copper Alloy Finish Tin (100%) over Nickel plate



# ERL (R-PDSS-B8)

# DOUBLE SIDED MODULE



NOTES: A. All linear dimensions are in inches (mm).

- This drawing is subject to change without notice.
- C. 2 place decimals are  $\pm 0.020$  ( $\pm 0,51$ mm). D. 3 place decimals are  $\pm 0.010$  ( $\pm 0,25$ mm).
- Recommended keep out area for user components.
- Power pin connection should utilize four or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16). Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.

I. All pins: Material — Copper Alloy Finish — Tin (100%) over Nickel plate Solder Ball - See product data sheet.

J. Dimension prior to reflow solder.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated