

SINGLE-CHIP VOICE RECORD/PLAYBACK DEVICES 16- AND 20-SECOND DURATION

Publication Release Date: June 21, 2005 Revision 1.2



1. GENERAL DESCRIPTION


Winbond's ISD1400 ChipCorder[®] series provide high-quality, single-chip, Record/Playback solutions to short-duration messaging applications. The CMOS devices include an on-chip oscillator, microphone preamplifier, automatic gain control, anti-aliasing filter, smoothing filter, and speaker amplifier. A minimum Record/Playback subsystem can be configured with a microphone, a speaker, several passive components, two push buttons and a power source. Recordings are stored into on-chip non-volatile memory cells, providing zero-power message storage. This unique, single-chip solution is made possible through Winbond's patented Multi-Level Storage (MLS) technology. Voice and audio signals are stored directly into memory in their natural form, providing high-quality, solid-state voice reproduction.

2. FEATURES

- Single +5 volt power supply
- Duration: 14 and 20 seconds.
- · Easy-to-use single-chip, voice record/playback solution
- · High-quality, natural voice/audio reproduction
- Manual switch or microcontroller compatible Playback can be edge- or level-activated
- Directly cascadable for longer durations
- Automatic power-down (push-button mode)
 - ο Standby current 1 μA (typical)
- Zero-power message storage
 - Eliminates battery backup circuits
- · Fully addressable to handle multiple messages
- 100-year message retention (typical)
- 100,000 record cycles (typical)
- On-chip oscillator
- Programmer support for play-only applications
- Available in die, PDIP and SOIC
- Temperature:
 - Commercial Packaged unit : 0°C to 70°C, Die : 0°C to 50°C
 - Industrial Packaged unit : -40°C to 85°C



3. BLOCK DIAGRAM






4. TABLE OF CONTENTS

1. GENERAL DESCRIPTION	2
2. FEATURES	2
3. BLOCK DIAGRAM	3
4. TABLE OF CONTENTS	4
5. PIN CONFIGURATION	5
6. PIN DESCRIPTION	6
7. FUNCTIONAL DESCRIPTION	. 10
7.1. Detailed Description	. 10
7.2. Operational Modes	. 11
7.2.1. Operational Modes Description	
8. TIMING DIAGRAMS	
9. ABSOLUTE MAXIMUM RATINGS	
9.1 Operating Conditions	. 15
10. ELECTRICAL CHARACTERISTICS	
10.1. Parameters For Packaged Parts	. 16
10.1.1. Typical Parameter Variation with Voltage and Temperature	
10.2. Parameters For DIE	. 20
10.2.1. Typical Parameter Variation with Voltage and Temperature	
11. TYPICAL APPLICATION CIRCUIT	
12. PACKAGE DRAWING AND DIMENSIONS	. 27
12.1. 28-Lead 300 mil Plastic Small Outline IC (SOIC)	
12.2. 28-Lead 600 mil Plastic Dual Inline Package (PDIP)	
12.3. Die Physical Layout ^[1]	. 29
13. ORDERING INFORMATION	-
14. VERSION HISTORY	. 32



5. PIN CONFIGURATION



Note: NC means must be No connect



6. PIN DESCRIPTION

PIN NAME	PIN NO	FUNCTION	
A0-A7	1-6, 9, 10	Address Inputs: The address inputs have two functions, depending on the level of the two Most Significant Bits (MSB) of the address.	
		If either or both of the two MSBs are LOW, the inputs are all interpreted as address bits and are used as the start address for the current record or playback cycle. The address pins are inputs only and do not output internal address information as the operation progresses. Address inputs are latched by the	
		falling edge of PLAYE, PLAYL, or REC. If both A6 & A7 are HIGH, then the device is in special operational modes. Please refer to operational modes section for details.	
NC	7, 8, 11, 22	NC: No Connect	
V _{SSD} , V _{SSA}	12, 13	Ground : Similar to V_{CCA} and V_{CCD} , the analog and digital circuits internal to the ISD1400 series use separate ground buses to minimize noise. These pins should be tied together as close as possible to the device.	
SP+, SP-	14, 15	Speaker Outputs : The SP+ and SP- pins provide direct drive for loudspeakers with impedances as low as 16 Ω . A single output may be used, but, for direct-drive loudspeakers, the two opposite-polarity outputs provide an improvement in output power of up to four times over a single-ended connection. Forthermore, when SP+ and SP- are used, a speakercoupling capacitor is not required. A single-ended connection will require an AC-coupling capacitor between the SP pin and the speaker. The speaker outputs are in a high-impedance state during a record cycle, and held at V _{SSA} during power down.	
V _{CCA} , V _{CCD}	16, 28	Supply Voltage : Analog and digital circuits internal to the ISD1400 series use separate power buses to minimize noise on the chip. These voltage buses are brought out to separate pins on the package and should be tied together as close to the supply as possible. It is important that the power supply be decoupled as close to the package as possible.	
MIC	17	Microphone : The microphone input transfers its signal to the on-chip preamplifier. An on-chip Automatic Gain Control (AGC) circuit controls the gain of this preamplifier from –15 to 24dB. An external microphone should be AC coupled to this pin via a series capacitor. The capacitor value, together with the internal 10 K Ω resistance on this pin, determines the low-frequency cutoff for the ISD1400 series passband. See Winbond's Application Information for additional information on low-frequency cutoff calculation.	



PIN NAME	PIN NO	FUNCTION
MIC REF	18	Microphone Reference : The MIC REF input is the inverting input to the microphone preamplifier. This provides a noise-canceling or common-mode rejection input to the device when connected to a differential microphone.
AGC	19	Automatic Gain Control (AGC): The AGC dynamically adjusts the gain of the preamplifier to compensate for the wide range of microphone input levels. The AGC allows the full range of sound, from whispers to loud sounds, to be recorded with minimal distortion. The "attack" time is determined by the time constant of a 5 K Ω internal resistance and an external capacitor (C6 on the schematic of section 11, Figure 5) connected from the AGC pin to V _{SSA} analog ground. The "release" time is determined by the time constant of an external resistor (R5) and an external capacitor (C6) connected in parallel between the AGC pin and V _{SSA} analog ground. Nominal values of 470 K Ω and 4.7 µF give satisfactory results in most cases.
ANA IN	20	Analog Input : The analog input pin transfers its signal to the chip for recording. For microphone inputs, the ANA OUT pin should be connected via an external capacitor to the ANA IN pin. This capacitor value, together with the 3.0 K Ω input impedance of ANA IN, is selected to give additional cutoff at the low-frequency end of the voice passband. If the desired input is derived from a source other than a microphone, the signal can be fed, capacitively coupled, into the ANA IN pin directly.
ANA OUT	21	Analog Output : This pin provides the preamplifier output to the user. The voltage gain of the preamplifier is determined by the voltage level at the AGC pin.
PLAYL ^[2]	23	Playback, Level-Activated : When this input signal is held LOW, a playback cycle is initiated, and playback continues until PLAYL is pulled HIGH, or an EOM marker is detected. The device automatically powers down and enters into standby mode upon completion of a playback cycle.
PLAYE ^[2]	24	Playback, Edge-Activated: When a LOW-going transition is
PLATE		input to this pin, a playback cycle begins. Taking PLAYE HIGH during a playback cycle will not terminate the current cycle. Playback continues until an EOM is encountered. Upon completion of a playback cycle, the device automatically powers down and enters into standby mode.



PIN NAME	PIN NO			FUNCTION	
RECLED	25	Record LED : The RECLED output is LOW during a record cycle. It can be used to drive an LED to indicate a record			
		mome	cycle is in progress. In addition, RECLED pulses LOW momentarily when an end-of-message is encountered in a playback operation.		
XCLK	26	External Clock : The input has an internal pull-down device. The ISD1400 is configured at the factory with an internal sampling clock frequency that guarantees its minimum nominal record/playback time. For instance, an ISD1420 operating within specification will be observed to always have a minimum of 20 seconds of recording time. The sampling frequency is then maintained to a variation of ± 2.25 percent over the commercial temperature and operating voltage ranges, while still maintaining the minimum specified recording duration. This will result in some devices having a few percent more than nominal recording time. The Internal clock has a ± 5 percent tolerance over the industrial temperature and voltage range. A regulated power supply is recommended for industrial temperature parts. If greater precision is required, the device can be clocked through the XCLK pin as follows:			
			EXTERNA	L CLOCK SAM	PLE RATES
			Part Number	Sample Rate	Required Clock
			ISD1416	8.0 kHz	1024 kHz
			ISD1420	6.4 kHz	819.2 kHz
		These recommended clock rates should not be varied because the antialiasing and smoothing filters are fixed, and aliasing problems can occur if the sample rate differs from the one recommended. The duty cycle on the input clock is not critical, as the clock is immediately divided by two. If the XCLK is not used, this input must be connected to ground.			



PIN NAME	PIN NO	FUNCTION
REC	27	Record Input: The REC input is an active-LOW record
		signal. The device records whenever REC is LOW. This signal must remain LOW for the duration of the recording.
		REC takes precedence over either playback (PLAYE or
		PLAYL) signal. If REC is pulled LOW during a playback cycle, the playback immediately ceases and recording begins.
		A record cycle is completed when $\overrightarrow{\text{REC}}$ is pulled HIGH or the memory space is filled.
		And end-of-message marker (EOM) is internally recorded, enabling a subsequent playback cycle to terminate appropriately. The device automatically powers down to
		standby mode when \overline{REC} goes HIGH.

Notes:

- ^[1] The REC signal is debounced for 50 ms on the rising edge to prevent a false retriggering from a pushbutton switch.
- ^[2] During playback, if either PLAYE or PLAYL is held LOW during EOM or OVF, the device will still enter into standby mode and the internal oscillator and timing generator will stop. However, the rising
 - edge of PLAYE and PLAYL are not debounced and any subsequent falling edge (particularly switch bounce) present on the input pins will initiate another playback.



7. FUNCTIONAL DESCRIPTION

7.1. DETAILED DESCRIPTION

Speech/Sound Quality

The Winbond's ISD1400 series offer 6.4 and 8.0 kHz sampling frequencies, allowing the user a choice of speech quality options. The speech samples are stored directly into on-chip non-volatile memory without the digitization and compression associated with other solutions. Direct analog storage provides a very true, natural sounding reproduction of voice, music, tones, and sound effects not available with most solidstate digital solutions.

Duration

To meet end system requirements, the ISD1400 series offer single-chip solutions at 16 and 20 seconds.

Part Number	Duration (Seconds)	Input Sample Rate (kHz)	Typical Filter Pass Band* (kHz)
ISD1416	16	8.0	3.3
ISD1420	20	6.4	2.6

TABLE 1: ISD1400 SERIES SUMMARY

* 3dB roll-off-point

EEPROM Storage

One of the benefits of Winbond's ChipCorder[®] technology is the use of on-chip non-volatile memory, providing zero-power message storage. The message is retained for up to 100 years typically without power. In addition, the device can be re-recorded typically over 100,000 times.

Basic Operation

The ISD1400 ChipCorder® series are controlled by a single control signal, REC, PLAYE (edge-

activated playback) or PLAYL (level-activated playback). The ISD1400 parts are configured for simplicity of design in a single/multiple-message application. Using the address lines will allow multiple message applications.

Automatic Power-Down Mode

At the end of a playback or record cycle, the ISD1400 series automatically return to a low-power standby mode, consuming typically 0.5 μ A. After a playback cycle, the device powers down automatically at the end of the message. After a record cycle, the device powers down immediately after REC is pulled to HIGH.



Addressing

In addition to providing single message application, the ISD1400 series provide a full addressing capability.

The ISD1400 series have 160 distinct addressable segments, providing the below resolutions. See Application Information for ISD1400 address tables.

Part Number	Minimum Duration (Seconds)
ISD1416	100 ms
ISD1420	125 ms

TABLE 2: DEVICE PLAYBACK/RECORD DURATIONS

7.2. OPERATIONAL MODES

The ISD1400 series have several built-in operational modes providing maximum functionality with a minimal additional components. The operational modes use the address pins, but are mapped to outside the normal address range. When the two Most Significant Bits (MSBs), A6 and A7, are HIGH, the remaining address signals are interpreted as mode bits and not as address bits. Therefore, operational modes and direct addressing are not compatible and cannot be used simultaneously.

There are two important considerations for using operational modes. Firstly, all operations begin initially at address 0, which is the beginning address. Later operations can begin at other address locations, depending on the operational mode(s) chosen. In addition, the address pointer is reset to 0 when the device is changed from record to playback but not from playback to record when A4 is HIGH in Operational Mode.

Secondly, an Operational Mode is executed when any of the control inputs, PLAYE, PLAYL or

REC, goes LOW and the two MSBs are HIGH. This Operational Mode remains in effect until the next LOW-going control input signal, at which point the current address/mode levels are sampled and executed.

7.2.1. Operational Modes Description

The Operational Modes can be used in conjunction with a microcontroller, or they can be hardwired to provide the desired system operation.

A0 – Message Cueing

Message Cueing allows the user to skip through messages, without knowing the actual physical addresses of each message. Each LOW pulse causes the internal address pointer to skip to the next message. This mode is used for playback only and typically used with the A4 Operational Mode.



A1 – Delete EOM Markers

The A1 Operational Mode allows recording messages sequentially and playback as a single message with only one \overrightarrow{EOM} set at the end of the final message.

A2 – Unused

A3 – Message Looping

The A3 Operational Mode allows repeating playback a message continuously from the beginning of the memory. A message can completely fill the ISD1400 device and will loop from beginning to end. Pulsing $\overrightarrow{\mathsf{PLAYE}}$ will start the playback and pulsing $\overrightarrow{\mathsf{PLAYL}}$ will end the playback.

A4 – Consecutive Addressing

During normal operation, the address pointer will reset when a message is played through to an $\overline{\text{EOM}}$ marker. The A4 Operational Mode inhibits the address pointer reset, allowing messages to be recorded or played back consecutively. When the device is in a static state; i.e., not recording or playback, momentarily taking this pin LOW will reset the address counter to zero.

A5 – Unsued

Mode	Function	Typical Use	Jointly Compatible ^[1]
A0	Message cueing	Fast-forward through messages	A4
A1	Delete EOM markers	Position EOM marker at the end of the last message	A3, A4
A2	Unused		
A3	Looping	Continuous playback from Address 0	A1
A4	Consecutive addressing	Record/playback multiple consecutive messages	A0, A1
A5	Unused		

TABLE 3: OPERATIONAL MODES

¹ Additional Operational Modes can be used simultaneously with the given mode.



8. TIMING DIAGRAMS




FIGURE 1: RECORD




FIGURE 2: PLAYBACK



9. ABSOLUTE MAXIMUM RATINGS²

CONDITIONS	VALUES
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to any pin	$(V_{\rm SS}$ – 0.3V) to $(V_{\rm CC}$ + 0.3V)
Voltage applied to any pin (Input current limited to ± 20 mA)	(V _{SS} – 1.0V) to (V _{CC} + 1.0V)
Lead temperature (Soldering – 10sec)	300°C
$V_{CC} - V_{SS}$	-0.3V to +7.0V

TABLE 4: ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS)

TABLE 5: ABSOLUTE MAXIMUM RATINGS (DIE)

CONDITIONS	VALUES
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to any pad	$(V_{SS} - 0.3V)$ to $(V_{CC} + 0.3V)$
Voltage applied to any pad (Input current limited to ± 20 mA)	$(V_{SS} - 1.0V)$ to $(V_{CC} + 1.0V)$
Lead Temperature (soldering 10 seconds)	330° C
V _{CC} – V _{SS}	-0.3V to +7.0V

² Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability and performance. Functional operation is not implied at these conditions.



9.1 OPERATING CONDITIONS

CONDITIONS	VALUES	
Commercial operating temperature range (Case temperature)	0°C to +70°C	
Industrial operating temperature (Case temperature)	-40°C to +85°C	
Supply voltage (V _{CC}) ^[1]	+4.5V to +5.5V	
Ground voltage (V _{SS}) ^[2]	0V	

TABLE 6: OPERATING CONDITIONS (PACKAGED PARTS)

TABLE 7: OPERATING CONDITIONS (DIE)

CONDITIONS	VALUES
Commercial operating temperature range	0°C to +50°C
Supply voltage (V _{CC}) ^[1]	+4.5V to +6.5V
Ground voltage (V _{SS}) ^[2]	0V



10. ELECTRICAL CHARACTERISTICS

10.1. PARAMETERS FOR PACKAGED PARTS

TABLE 0. DC FARAMETERS						
PARAMETERS	SYMBOLS	MIN ^[2]	TYP ^[1]	MAX ^[2]	UNITS	CONDITIONS
Input Low Voltage	VIL			0.8	V	
Input High Voltage	V _{IH}	2.4			V	
Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 4.0 mA
Output High Voltage	V _{OH}	2.4			V	I _{он} = -1.6 mA
V _{CC} Current (Operating)	I _{CC}		15	30	mA	$V_{CC} = 5.5 V^{[3]},$ $R_{EXT} = \infty$
V _{CC} Current (Standby)	I _{SB}		0.5	10	μA	[3] [4]
Input Leakage Current	I _{IL}			<u>+</u> 1	μA	
Input Current HIGH w/Pull Down	I _{ILPD}			130	μA	Force V _{CC} ^[5]
Output Load Impedance	R _{EXT}	16			Ω	Speaker Load
Preamp IN Input Resistance	R _{MIC}	4	9	17	KΩ	Pins 17, 18
ANA IN Input Resistance	R _{ANA IN}	2.5	3	5	KΩ	
Preamp Gain 1	A _{PRE1}	20	23	26	dB	AGC = 0.0V
Preamp Gain 2	A _{PRE2}		-45	-15	dB	AGC = 2.5V
ANA IN to SP+/- Gain	A _{ARP}	20	22	25	dB	
AGC Output Resistance	R _{AGC}	2.5	5	9.5	KΩ	
Preamp Out Source	I _{PREH}		-2		mA	@ V _{OUT} = 1.0V
Preamp In Sink	I _{PREL}		0.5		mA	@ V _{OUT} = 2.0V

TABLE 8: DC PARAMETERS

[1] Typical values @ $T_A = 25^\circ$ and 5.0V.

[2] All Min/Max limits are guaranteed by Winbond via electronical testing or characterization. Not all specifications are 100 percent tested.

- [3] V_{CCA} and V_{CCD} connected together.
- [4] $\overrightarrow{\text{REC}}$, $\overrightarrow{\text{PLAYL}}$, and $\overrightarrow{\text{PLAYE}}$ must be at V_{CCD}.

[5] XCLK pin .



$ \begin{array}{ c c c c c c } \hline \mbox{CHARACTERISTICS} & SYMBOLS & MIN[2] & MIX[2] & VNTS & CONDITIONS \\ \hline \mbox{Sampling Frequency} & F_S & & & & & & & & & & & & & & & & & & &$	1		LE 9: AC	-	-	-	-
ISD1416 ISD1420 ISD1416 ISD1420 ISD1416 Formation ISD1416 Formation ISD1416 Formation ISD1416 Formation ISD1420 Formation ISD1420 Formation ISD1420 ISD1420	CHARACTERISTICS	SYMBOLS	MIN ^[2]	TYP ^[1]	MAX ^[2]	UNITS	CONDITIONS
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Sampling Frequency	Fs					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	ISD1416				6.4	kHz	[5]
ISD1416 ISD1420	ISD1420					kHz	[5]
ISD1420 Image: Constraint of the section	Filter Pass Band	F _{CF}					
Record Duration ISD1416 T _{REC} 16 20 sec sec Playback Duration ISD1420 T _{PLAY} 5 sec sec [5] Playback Duration ISD1416 T _{PLAY} 16 20 sec sec [5] RECLED ON Delay TLED1 5 msec [5] RECLED OFF Delay ISD1416 TLED2 30 40 38.9 48.6 95 110 msec msec [6] Address Setup Time T _{SET} 300 nsec [6] [6] [6] ISD1416 THOLD 0 nsec [6]	ISD1416			3.3		kHz	3 dB Roll-Off Point ^{[3][6]}
ISD 1416 Image: Section of the sectin of the sectin of the section of the section of the section of t	ISD1420			2.6		kHz	3 dB Roll-Off Point ^{[3][6]}
ISD1420 Image: Constraint of the sec sec sec sec sec sec sec sec sec se	Record Duration	T _{REC}					
Playback Duration ISD1416 T _{PLAY} 16 sec 20 [5] [5] ISD1416 20 5 msec [5] RECLED ON Delay T _{LED1} 5 msec [5] RECLED OFF Delay T _{LED2} 30 40 38.9 40 95 48.6 msec 110 msec msec Address Setup Time T _{SET} 300 nsec nsec 16 Address Hold Time T _{HOLD} 0 nsec 16 16 ISD1416 26 msec 16 16 16 16 ISD1416 26 msec 16 1	ISD1416		16			sec	
$\begin{array}{ c c c c c } \operatorname{ISD1416} & I & I & I & I & I & I & I & I & I & $	ISD1420		20			sec	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Playback Duration	T _{PLAY}					
$\begin{array}{ c c c c c c c } \hline \text{RECLED ON Delay} & T_{LED1} & 5 & $msec$ \\ \hline \hline \textbf{RECLED OFF Delay} & T_{LED2} & 30 & 38.9 & 95 & $msec$ \\ \hline \textbf{RECLED OFF Delay} & T_{LED2} & 30 & 40 & 48.6 & 110 & $msec$ \\ \hline \textbf{ISD1420} & $&& 110 & $msec$ \\ \hline \textbf{Address Setup Time} & T_{SET} & 300 & $msec$ & $msec$ \\ \hline \textbf{Address Setup Time} & T_{HOLD} & 0 & $msec$ & $msec$ \\ \hline \textbf{Address Hold Time} & T_{HOLD} & 0 & $msec$ & $msec$ \\ \hline \textbf{Record Power-Up Delay} & T_{RPUD} & 26 & $msec$ & $msec$ \\ \hline \textbf{ISD1420} & 26 & $msec$ & $msec$ \\ \hline \textbf{Record Power-Down Delay} & T_{RPDD} & 26 & $msec$ & $msec$ \\ \hline \textbf{ISD1420} & 26 & $msec$ & $msec$ \\ \hline \textbf{ISD1420} & 26 & $msec$ & $msec$ \\ \hline \textbf{ISD1420} & 26 & $msec$ & $msec$ \\ \hline \textbf{ISD1420} & 26 & $msec$ & $msec$ & $msec$ \\ \hline \textbf{ISD1420} & 26 & $msec$ & mse	ISD1416		16			sec	[5]
RECLED OFF Delay ISD1416 ISD1420 T_{LED2} 30 40 38.9 48.6 95 110msec msecAddress Setup Time T_{SET} 300 $nsec$ Address Setup Time T_{SET} 300 $nsec$ Address Hold Time T_{HOLD} 0 $nsec$ Record Power-Up Delay T_{RPUD} 26 $msec$ ISD1416 58.1 $msec$	ISD1420		20			sec	[5]
NECCED OFF belayAnd4048.6110msecISD1416ISD1420TSec110msecAddress Setup TimeT _{SET} 300NsecnsecAddress Hold TimeT _{HOLD} 0NsecnsecRecord Power-Up DelayT _{RPUD} 26msecISD141626msecISD142032msecRecord Power-Down DelayT _{RPDD} 26msecISD141626msecISD141626msecISD141626msecISD142032msecPlay Power-Up DelayT _{PPUD} 26ISD142032msecPlay Power-Down DelayT _{PPDD} ISD141626msecISD142032msecPlay Power-Down DelayT _{PPDD} SD141658.1msec	RECLED ON Delay	T _{LED1}		5		msec	
ISD1416 ISD14204048.6110msecAddress Setup TimeT_SET300nsecAddress Hold TimeTHOLD0nsecRecord Power-Up DelayTRPUD26msecISD141626msecISD1420126msecRecord Power-Down DelayTRPDD26msecISD141626msecISD141626msecISD141626msecISD1420126msecISD141626msecISD142032msecPlay Power-Up DelayTPPUD1ISD142026msecPlay Power-Down DelayTPPUDISD141626msecISD142032msecPlay Power-Down DelayTPPDSD141658.1msec	RECLED OFF Delay	T _{LED2}		38.9		msec	
ISD1420Image: constraint of the sector of the s			40	48.6	110	msec	
Address Setup TimeT_SET300nsecAddress Hold TimeT_HOLD0nsecRecord Power-Up DelayT_RPUD0nsecISD141626msecISD142032msecRecord Power-Down DelayT_RPDD26msecISD141626msecISD141626msecISD14167_RPDD26msecISD141626msecISD141626msecISD14207_PPUD32msecPlay Power-Up DelayT_PPUD26msecISD141626msecISD14207_PPUD32msecPlay Power-Down DelayT_PPUD32msecPlay Power-Down DelayT_PPDD6.58.1msec							
Record Power-Up DelayTRPUDTRPUD26msecISD14162632msecISD1420726msecRecord Power-Down DelayTRPDD26msecISD14162632msecISD142032msecISD141626msecISD142026msecISD142026msecPlay Power-Up DelayTPPUDISD141626msecISD142032msecPlay Power-Down DelayTPPUDISD14166.58.1ISD14166.58.1		T _{SET}	300			nsec	
Record Power-Up Delay ISD1416TRPUDTRPUD26msecISD142026msec32msecRecord Power-Down Delay ISD1416TRPDD26msecISD142026msec26msecISD141626msec26msecISD142026msec26msecISD141626msec26msecISD141626msec26msecISD141626msec26msecISD14207PPUD26msecISD141626msec26ISD14166.532msec	Address Hold Time	T _{HOLD}	0			nsec	
ISD1420ISD1420ISD1420TRPDDISD2<	Record Power-Up Delay						
Record Power-Down DelayTRPDDTRPDDMeetISD141626msecISD142026msecPlay Power-Up DelayTPPUDmsecISD141626msecISD1420726ISD141632msecISD14206.5msecPlay Power-Down DelayTPPDDISD14166.5ISD1416msec	ISD1416			26		msec	
ISD1416 26 msec ISD1420 7Power-Up Delay T _{PPUD} 7PuD 26 msec ISD1416 26 msec ISD1420 72 msec ISD1420 72 msec ISD1420 72 msec Play Power-Down Delay T _{PPDD} 6.5 ISD1416 8.1 msec	ISD1420			32		msec	
ISD1420MsecPlay Power-Up DelayTPPUDISD1416TPPUDISD1420TPPDDPlay Power-Down DelayTPPDDISD1416MsecISD1416MsecISD1416MsecISD1416Msec	Record Power-Down Delay	T _{RPDD}					
Play Power-Up DelayT PPUDT PPUD26msecISD14162632msecISD14203256.5msecPlay Power-Down DelayT PPDD6.58.1ISD1416msecmsec	ISD1416			26		msec	
ISD141626msecISD142032msecPlay Power-Down DelayTPPDD6.5ISD14168.1msec	ISD1420			32		msec	
ISD141626msecISD142032msecPlay Power-Down DelayTPPDD6.5ISD14168.1msec	Play Power-Up Delay	T _{PPUD}					
Play Power-Down Delay T _{PPDD} 6.5 ISD1416 8.1 msec				26		msec	
ISD1416 8.1 msec	ISD1420			32		msec	
ISD1416 8.1 msec	Play Power-Down Delay	T _{PPDD}					
ISD1420 msec	ISD1416			8.1		msec	
	ISD1420					msec	


TABLE 9: AC PARAMETERS



CHARACTERISTICS	SYMBOLS	MIN ^[2]	TYP ^[1]	MAX ^[2]	UNITS	CONDITIONS
EOM Pulse Width	T _{EOM}					
ISD1416			12.5		msec	
ISD1420			15.625		msec	
Total Harmonic Distortion	THD		1	3	%	@ 1 kHz
Speaker Output Power	Pout		12.2		mW	R _{EXT} = 16 Ω
Voltage Across Speaker Pins	V _{OUT}		1.25	2.5	V р-р	R _{EXT} = 600 Ω
MIC Input Voltage	V _{IN1}			20	mV	Peak-to-Peak ^[5]
ANA IN Input Voltage	V _{IN2}			50	mV	Peak-to-Peak

Notes:

- [1] Typical values @ $T_A = 25^\circ$ and 5.0V.
- [2] All Min/Max limits are guaranteed by Winbond via electronical testing or characterization. Not all specifications are 100 percent tested.
- [3] Low-frequency cutoff depends upon the value of external capacitors (see Pin Descriptions)
- [4] With 5.1 K Ω series resistor at ANA IN.
- [5] Sampling Frequency and playback duration can vary as much as <u>+</u>2.25 percent over the commercial temperature and voltage rangs. It may vary as much as <u>+</u>5 percent over the industrial temperature and voltage ranges. All devices will meet the maximum sampling frequency and minimum playback duration parameters. For greater stability, an external clock can be utilized (see Pin Descriptions)
- [6] Filter specification applies to the anti-aliasing filter and the smoothing filter. Typical Parameter Variation with Voltage and Temperature. This parameter is not checked during production testing and may vary due to process variations and other factors. Therefore, the customer should not rely upon this value for testing purposes.



linbond




Chart 2: Total Harmonic Distortion





Chart 4: Oscillator Stability



Publication Release Date: June 21, 2005 Revision 1.2

10.1.1. Typical Parameter Variation with Voltage and Temperature



10.2. PARAMETERS FOR DIE

PARAMETERS	SYMBOLS	MIN ^[2]	TYP ^[1]	MAX ^[2]	UNITS	CONDITIONS
Input Low Voltage	VIL			0.8	V	
Input High Voltage	V _{IH}	2.4			V	
Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 4.0 mA
Output High Voltage	V _{OH}	2.4			V	I _{OH} = -1.6 mA
V _{CC} Current (Operating)	I _{CC}		15	30	mA	$V_{CC} = 5.5 V^{[3]},$ $R_{EXT} = \infty$
V _{CC} Current (Standby)	I _{SB}		0.5	10	μA	[3] [4]
Input Leakage Current	IL			<u>+</u> 1	μA	
Input Current HIGH w/Pull Down	I _{ILPD}			130	μA	Force V _{CC} ^[5]
Output Load Impedance	R _{EXT}	16			Ω	Speaker Load
Preamp IN Input Resistance	R _{MIC}	4	9	17	KΩ	Pads 17,18
ANA IN Input Resistance	R _{ANA IN}	2.5	3	5	KΩ	
Preamp Gain 1	A _{PRE1}	20	23	26	dB	AGC = 0.0V
Preamp Gain 2	A _{PRE2}		-45	-15	dB	AGC = 2.5V
ANA IN to SP+/- Gain	A _{ARP}	20	22	25	dB	
AGC Output Resistance	R _{AGC}	2.5	5	9.5	KΩ	
Preamp Out Source	I _{PREH}		-2		mA	@ V _{OUT} = 1.0V
Preamp In Sink	I _{PREL}		0.5		mA	@ V _{OUT} = 2.0V

TABLE 10: DC PARAMETERS

[1] Typical values @ $T_A = 25^\circ$ and 5.0V.

[2] All Min/Max limits are guaranteed by Winbond via electronical testing or characterization. Not all specifications are 100 percent tested.

[3] V_{CCA} and V_{CCD} connected together.

[4] REC , PLAYL , and PLAYE must be at $V_{\mbox{\tiny CCD}}.$

[5] XCLK pin.



CHARACTERISTICS	SYMBOLS	MIN ^[2]	TYP ^[1]	MAX ^[2]	UNITS	CONDITIONS
Sampling Frequency	Fs					
ISD1416			8.0		kHz	[5]
ISD1420			6.4		kHz	[5]
Filter Pass Band	F _{CF}					
ISD1416			3.3		kHz	3 dB Roll-Off Point ^{[3][6]}
ISD1420			2.6		kHz	3 dB Roll-Off Point ^{[3][6]}
Record Duration	T _{REC}					
ISD1416		16			sec	
ISD1420		20			sec	
Playback Duration	T _{PLAY}					
ISD1416		16			sec	
ISD1420		20			sec	
RECLED ON Delay	T _{LED1}		5		msec	
RECLED OFF Delay	T _{LED2}					
ISD1416		30	38.9	95	msec	
ISD1420		40	48.6	110	msec	
Address Setup Time	T _{SET}	300			nsec	
Address Hold Time	T _{HOLD}	0			nsec	
Power-Up Delay	T _{RPUD}					
ISD1416			26		msec	
ISD1420			32		msec	
PD Pulse Width (Record)	T _{RPUD}					
ISD1416			26		msec	
ISD1420			32		msec	
PD Pulse Width (Play)	T _{PPUD}					
ISD1416			6.5		msec	
ISD1420			8.1		msec	
Play Power-Down Delay	T _{PPDD}					
ISD1416			6.5		msec	
ISD1420			8.1		msec	

TABLE 11: AC PARAMETERS




CHARACTERISTICS	SYMBOLS	MIN ^[2]	TYP ^[1]	MAX ^[2]	UNITS	CONDITIONS
EOM Pulse Width	T _{EOM}					
ISD1416			12.5		msec	
ISD1420			15.625		msec	
Total Harmonic Distortion	THD		1	3	%	@ 1 kHz
Speaker Output Power	P _{OUT}		12.2		mW	R _{EXT} = 16 Ω ^[4]
Voltage Across Speaker Pins	V _{OUT}		1.25	2.5	V р-р	R _{EXT} = 600 Ω
MIC Input Voltage	V _{IN1}			20	mV	Peak-to-Peak ^[4]
ANA IN Input Voltage	V _{IN2}			50	mV	Peak-to-Peak

Notes:

- [1] Typical values @ $T_A = 25^\circ$ and 5.0V.
- [2] All Min/Max limits are guaranteed by Winbond via electronical testing or characterization. Not all specifications are 100 percent tested.
- [3] Low-frequency cutoff depends upon the value of external capacitors (see Pin Descriptions)
- [4] With 5.1 K Ω series resistor at ANA IN.
- [5] Sampling Frequency and playback duration can vary as much as <u>+</u>2.25 percent over the commercial temperature and voltage rangs. It may vary as much as <u>+</u>5 percent over the industrial temperature and voltage ranges. All devices will meet the maximum sampling frequency and minimum playback duration parameters. For greater stability, an external clock can be utilized (see Pin Descriptions)
- [6] Filter specification applies to the anti-aliasing filter and the smoothing filter. Typical Parameter Variation with Voltage and Temperature. This parameter is not checked during production testing and may vary due to process variations and other factors. Therefore, the customer should not rely upon this value for testing purposes.

linbond






Chart 6: Total Harmonic Distortion





Chart 8: Oscillator Stability



Publication Release Date: June 21, 2005 Revision 1.2

10.2.1. Typical Parameter Variation with Voltage and Temperature



11. TYPICAL APPLICATION CIRCUIT




FIGURE 5: DESIGN SCHEMATIC



Functional Description Example

The following operating examples demonstrate the functionality of the ISD1400 series.

1. Record a message:

Pulling the REC signal LOW initiates a record cycle from current location. When \overrightarrow{REC} is held LOW, the recording continues. Until the memory array is filled up or when \overrightarrow{REC} is pulled HIGH, recording ceases. An EOM marker is written at the end of message. Then the device will automatically power down.

2. Edge-activated playback:

Pulling the Pl	LAYE signa	I LOW initia	tes a	playback c	ycle from t	he beg	ginnir	ng of the m	ess	age
until the entire When the EO	0			0 0						
falling edge message.	on PLAYE	initiates a	new	playback	operation	from	the	beginning	of	the

3. Level-activated playback:

Holding the PLAYL signal LOW initiates a playback cycle from the beginning of the message, until PLAYL is pulled HIGH or when the EOM marker is encountered, playback operation stops and the device automatically powers down.

4. Record (interrupting playback).

The REC signal takes precedence over playback operation. Holding REC LOW initiates a new record operation from current location, regardless of any current operation in progress.

5. RECLED operation.

During record, the RECLED output pin provides an active-LOW signal, which can be used to

drive an LED as a "record-in-progress" indicator. It returns to a HIGH state when the REC pin is pulled HIGH or when the recording is completed due to the memory being filled. However, during playback, this pin also pulses LOW to indicate an EOM at the end of a message.



Applications Note

Some users may experience an unexpected recording taking place when their circuit is powered up,

or the batteries are changed and V_{CC} rises faster than REC. This undesired recording prevents playback of the previously recorded message. A spurious End Of Message (EOM) marker appears at the very beginning of the memory, preventing access to the original message, and nothing is played.


To prevent this occurrence, place a capacitor (approx. 0.001 μ F) between the control pin (REC) and V_{CC}. This pulls the control pin voltage up with V_{CC} as it rises. Once the voltage is HIGH, the pull-up device will keep the pin HIGH until intentionally pulled LOW, preventing the false EOM marker.

Since this anomaly depends on factors such as the capacitance of the user's printed circuit board, not all circuit designs will exhibit the spurious marker. However, it is recommended that the capacitor is included for design reliability. A more detailed explanation and resolution of this occurrence is described in Application Information.



12. PACKAGE DRAWING AND DIMENSIONS

12.1. 28-LEAD 300 MIL PLASTIC SMALL OUTLINE IC (SOIC)




		INCHES		MILLIMETERS			
	Min	Nom	Мах	Min	Nom	Мах	
А	0.701	0.706	0.711	17.81	17.93	18.06	
В	0.097	0.101	0.104	2.46	2.56	2.64	
С	0.292	0.296	0.299	7.42	7.52	7.59	
D	0.005	0.009	0.0115	0.127	0.22	0.29	
Е	0.014	0.016	0.019	0.35	0.41	0.48	
F		0.050			1.27		
G	0.400	0.406	0.410	10.16	10.31	10.41	
Н	0.024	0.032	0.040	0.61	0.81	1.02	

Note: Lead coplanarity to be within 0.004 inches.




12.2. 28-LEAD 600 MIL PLASTIC DUAL INLINE PACKAGE (PDIP)



		INCHES		N		S
	Min	Nom	Мах	Min	Nom	Max
Α	1.445	1.450	1.455	36.70	36.83	36.96
B1		0.150			3.81	
B2	0.065	0.070	0.075	1.65	1.78	1.91
C1	0.600		0.625	15.24		15.88
C2	0.530	0.540	0.550	13.46	13.72	13.97
D			0.19			4.83
D1	0.015			0.38		
E	0.125		0.135	3.18		3.43
F	0.015	0.018	0.022	0.38	0.46	0.56
G	0.055	0.060	0.065	1.40	1.52	1.62
Н		0.100			2.54	
J	0.008	0.010	0.012	0.20	0.25	0.30
S	0.070	0.075	0.080	1.78	1.91	2.03
q	0°		15°	0°		15°



12.3. DIE PHYSICAL LAYOUT ^[1]



Notes:

[1] The backside of die is internally connected to V_{SS} . It **MUST NOT** be connected to any other potential or damage may occur.

[2] Die thickness is subject to change, please contact Winbond factory for status and availability.



ISD1400 SERIES PAD DESIGNATIONS

(with respect to die center)


Pad	Pad Name	X Axis (µm)	Y Axis (μm)
A0	Address 0	-1332.5	1973.8
A1	Address 1	-1628.9	1973.8
A2	Address 2	-1808.9	1973.8
A3	Address 3	-2014.1	1910.2
A4	Address 4	-2014.1	1722.6
A5	Address 5	-2014.1	1519.8
A6	Address 6	-2014.1	-1214.6
A7	Address 7	-2014.1	-1399.8
NC	No Connect	-2014.1	-1745.4
V _{SSD}	Digital Ground	-1894.1	-1971.8
V _{SSA}	Analog Ground	-358.1	-1971.8
SP+	Speaker Output +	-17.7	-1896.6
SP-	Speaker Output -	411.9	-1896.6
V _{CCA}	Analog Power Supply	779.5	-1936.2
MIC	Microphone Input	991.5	-1973.8
MIC REF	Microphone Reference	1168.7	-1973.8
AGC	Automatic Gain Control	1977.9	-1910.6
ANA IN	Analog Input	2005.1	-1580.2
ANA OUT	Analog Output	1990.7	-1379.0
PLAYL	Level-Activated Playback	2013.9	1608.6
PLAYE	Edge-Activated Playback	2013.9	1777.0
RECLED	Record LED Output	2011.9	1971.8
XCLK	External Clock	1580.7	1973.8
REC	Record	752.3	1973.8
V _{CCD}	Digital Power Supply	-48.5	1929.4

Note: Die dimensions and pad positions may be subjected to change. Please contact Winbond Sales Offices or Representatives to verify current or future specifications.



13. ORDERING INFORMATION

Product Number Descriptor Key



When ordering ISD1400 Series devices, please refer to the following valid part numbers.

Die / Package	16-Sec	ond	20-Second		
	Product P/N	Ordering P/N	Product P/N	Ordering P/N	
Die	ISD1416X C5006	I1416X5006	ISD1420X C5006	I1420X5006	
PDIP	ISD1416P C5006	I1416P5006	ISD1420P C5006	I1420P5006	
	ISD1416PI C5006	I1416PI5006	ISD1420PI C5006	I1420PI5006	
SOIC	ISD1416S C5006	I1416S5006	ISD1420S C5006	I1420S5006	
	ISD1416SI C5006	I1416SI5006	ISD1420SI C5006	I1420SI5006	

For the latest product information, access Winbond's worldwide website at http://www.winbond-usa.com



14. VERSION HISTORY

VERSION	DATE	DESCRIPTION
0	Before 2004	Initial issue.
1.0	March 2004	Reformat the document. Revise footnote for Filter Passband in Tables 1, 9 & 11. Revise Functional Description Example section. Revise die picture. Revise ordering information.
1.1	Apr 2005	Revise the disclaim section.
1.2	Jun 2005	Revise the part number for I1420 device in Ordering section.



Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

The contents of this document are provided only as a guide for the applications of Winbond products. Winbond makes no representation or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice. No license, whether express or implied, to any intellectual property or other right of Winbond or others is granted by this publication. Except as set forth in Winbond's Standard Terms and Conditions of Sale, Winbond assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property.

The contents of this document are provided "AS IS", and Winbond assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property. In no event, shall Winbond be liable for any damages whatsoever (including, without limitation, damages for loss of profits, business interruption, loss of information) arising out of the use of or inability to use the contents of this documents, even if Winbond has been advised of the possibility of such damages.

Application examples and alternative uses of any integrated circuit contained in this publication are for illustration only and Winbond makes no representation or warranty that such applications shall be suitable for the use specified.

The 100-year retention and 100K record cycle projections are based upon accelerated reliability tests, as published in the Winbond Reliability Report, and are neither warranted nor guaranteed by Winbond. This product incorporates SuperFlash[®].

Information contained in this ISD[®] ChipCorder[®] datasheet supersedes all data for the ISD ChipCorder products published by ISD[®] prior to August, 1998.

This datasheet and any future addendum to this datasheet is(are) the complete and controlling ISD[®] ChipCorder[®] product specifications. In the event any inconsistencies exist between the information in this and other product documentation, or in the event that other product documentation contains information in addition to the information in this, the information contained herein supersedes and governs such other information in its entirety. This datasheet is subject to change without notice.

Copyright[©] 2005, Winbond Electronics Corporation. All rights reserved. ChipCorder[®] and ISD[®] are trademarks of Winbond Electronics Corporation. SuperFlash[®] is the trademark of Silicon Storage Technology, Inc. All other trademarks are properties of their respective owners.



Headquarters

No. 4, Creation Rd. III Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/

Taipei Office

9F, No. 480, Pueiguang Rd. Neihu District Taipei, 114 Taiwan TEL: 886-2-81777168 FAX: 886-2-87153579 **Winbond Electronics Corporation America**

2727 North First Street, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441797 http://www.winbond-usa.com/

Winbond Electronics Corporation Japan 7F Daini-ueno BLDG. 3-7-18 Shinyokohama Kohokuku, Yokohama, 222-0033 TEL: 81-45-4781881 TEL: 86-21-62365999 FAX: 86-21-62356998

Revision 1.2

Winbond Electronics (Shanghai) Ltd.

27F, 299 Yan An W. Rd. Shanghai,

200336 China

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners. This product incorporates SuperFlash® technology licensed From SST. Publication Release Date: June 21, 2005

FAX: 81-45-4781800