
# International Rectifier

#### HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- For Automatic Insertion
- End Stackable
- P-Channel
- 175°C Operating Temperature
- Fast Switching



$$V_{DSS} = -60V$$


$$R_{DS(on)} = 0.28\Omega$$

$$I_{D} = -1.6A$$

#### Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4-pin DIP package is a low cost machine-insertable case style which can be stacked in multiple combinations on standard 0.1 inch pin centers. The dual drain serves as a thermal link to the mounting surface for power dissipation levels up to 1 watt.



#### **Absolute Maximum Ratings**

	Parameter	Max.	Units		
10 @ Tc = 25°C	Continuous Drain Current, Vas @ -10 V	-1.6			
lp @ Tc = 100°C	Continuous Drain Current, VGS @ -10 V	-1.1	Α		
lom	Pulsed Drain Current ①	-13			
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	1.3	w		
	Linear Derating Factor	0.0083	W/°C		
V <sub>GS</sub>	Gate-to-Source Voltage	±20	V		
Eas	Single Pulse Avalanche Energy @	140	mJ		
I <sub>AR</sub>	Avalanche Current ①	-1.6	Α		
EAR	Repetitive Avalanche Energy ①	0.13	mJ		
dv/dt	Peak Diode Recovery dv/dt ③	-4.5	V/ns		
Tu	Operating Junction and	-55 to +175			
Тэтс	Storage Temperature Range	<u> </u>	∘c		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)			

### Thermal Resistance

	Davasantas		<b>-</b>		11.97
<b>)</b>	Parameter	Min.	□ Typ.	Max.	Units
RINA	Junction-to-Ambient	_	<u> </u>	120	°C/W

Document Number: 90171

www.vishay.com



### Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	_		$\overline{}$		1	
-	Parameter	Min.	Typ.	Max.	Units	Test Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	-60		-	٧	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	_	-0.056	_	V/°C	Reference to 25°C, ID=-1 mA
Ros(on)	Static Drain-to-Source On-Resistance	_		0.28	Ω	V <sub>GS</sub> =-10V, I <sub>D</sub> =-0.96A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	-2.0	_	-4.0	٧	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA
gls	Forward Transconductance	1.3	_		S	V <sub>DS</sub> =-25V, I <sub>D</sub> =-0.96A ④
loss	Drain-to-Source Leakage Current	_	_	-100	μА	V <sub>DS</sub> =-60V, V <sub>GS</sub> =0V
		_		-500		V <sub>DS</sub> =-48V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C
less	Gate-to-Source Forward Leakage	_	_	-100	пА	V <sub>G8</sub> =-20V
1655	Gate-to-Source Reverse Leakage		_	100	ï	V <sub>GS</sub> =20V
$Q_9$	Total Gate Charge	_	<u> </u>	19		I <sub>D</sub> =-11A
Q <sub>gs</sub>	Gate-to-Source Charge			5.4	nC	V <sub>DS</sub> =-48V
$\Omega_{gd}$	Gate-to-Drain ("Miller") Charge	_		11		V <sub>GS</sub> =-10V See Fig. 6 and 13 @
t <sub>d(on)</sub>	Turn-On Delay Time	_	13			V <sub>DD</sub> =-30V
tr	Rise Time	1	68	1	ns	I <sub>D</sub> =-11A
t <sub>d(off)</sub>	Tum-Off Delay Time	_	15	-	110	R <sub>G</sub> =18Ω
tr	Fall Time	-	29	<u> </u>		R <sub>D</sub> =2.5Ω See Figure 10 ⊕
L <sub>D</sub>	Internal Drain Inductance	-	4.0	_		Between lead, 6 mm (0.25in.)
Ls	Internal Source Inductance	-	6.0	_	nH	from package and center of die contact
Ciss	Input Capacitance	_	570	_		V <sub>GS</sub> =0V
Coss	Output Capacitance		360	_	pF	V <sub>08</sub> =-25V
Cras	Reverse Transfer Capacitance	_	65			f=1.0MHz See Figure 5

#### **Source-Drain Ratings and Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ls	Continuous Source Current (Body Diode)	_	_	-1.6		MOSFET symbol showing the
Ism	Pulsed Source Current (Body Diode) ①	_	_	-13	^	integral reverse p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage	_		-6.3	٧	TJ=25°C, Is=-1.6A, Vos=0V (9)
trr	Reverse Recovery Time		100	200	ns	T <sub>J</sub> =25°C, I==-11A
Qrr	Reverse Recovery Charge		0.32	0.64	μC	di/dt=100A/μs ④
ton	Forward Turn-On Time	Intrinsic turn-on time is neglegible (turn-on is dominated by Ls+LD)				

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ⑤ I<sub>SD</sub>≤-11A, di/dt≤140A/μs, V<sub>DD</sub>≤V(BR)DSS,
  T<sub>J</sub>≤175°C
- ② V<sub>DD</sub>=-25V, starting T<sub>J</sub>=25°C, L=15mH R<sub>G</sub>=25Ω, I<sub>AS</sub>=-3.2A (See Figure 12)
- ④ Pulse width ≤ 300 μs; duty cycle ≤2%.




Fig 1. Typical Output Characteristics, T<sub>C</sub>=25°C




Fig 2. Typical Output Characteristics, T<sub>C</sub>=175°C





Fig 3. Typical Transfer Characteristics



-

Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit - See page 1506

Appendix B: Package Outline Mechanical Drawing - See page 1507

Appendix C: Part Marking Information - See page 1515





Vishay

## **Notice**

The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of International Rectifier's Power Control Systems (PCS) business, which closed in April 2007. Specifications of the products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

International Rectifier<sup>®</sup>, IR<sup>®</sup>, the IR logo, HEXFET<sup>®</sup>, HEXSense<sup>®</sup>, HEXDIP<sup>®</sup>, DOL<sup>®</sup>, INTERO<sup>®</sup>, and POWIRTRAIN<sup>®</sup> are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product names noted herein may be trademarks of their respective owners.

Document Number: 99901 www.vishay.com
Revision: 12-Mar-07 1