

AN4677

Using the SA828/838 PWM IC Family

Application Note


AN4677 - 1.2 January 1997

OVERVIEW

The SA828/SA838 Pulse Width Modulation ICs incorporate a MOTEL interface which primarily allows them to be controlled by either Intel or Motorola microprocessors and microcontrollers employing an 8-bit multiplexed address/ data bus. However, since the SA8X8 is implemented using fully static logic, the bus can be controlled at lower speeds, making it suitable for use with microcontrollers which have no external bus.

This facility has become increasingly important as the cost of such microcontrollers has fallen and on-chip peripheral integration levels have risen. Microcontrollers such as (but not limited to) the Microchip PIC, Philips 87C75X, Zilog Z86, SGS Thomson ST6 and National Semiconductor COP[†] all feature the maximum number of I/O ports in any given package size by dispensing with external address/ data busses and instead placing modestly sized RAM, EPROM (usually one-time programmable),and in some instances E²PROM, on-chip. Additionally, these devices often benefit from on-chip analogue to digital converters, timer/ counters and interrupt handlers.

A corresponding decrease in price is evident in the power electronics which partners the SA8X8 and low-cost microcontroller, with the result that three phase induction motor control is now possible in price-critical applications such as consumer goods. In particular, products such as washing machines, domestic heating pumps and air conditioning units are now candidates for such control schemes, where the benefits of increased motor longevity and improved control may be realised.



ADDRESS/DATA BUS SCHEME


Figs.1a and 1b show the detailed timing diagrams for both Intel and Motorola modes of operation. In each case it is assumed that the SA8X8 device is one of many peripheral devices on the bus and therefore a chip select signal (\overline{CS}) is used to strobe between them.

Clearly, it is irrelevant which of these two forms is emulated by the microcontroller port pins, since both perform exactly the same function. In practice, however, Intel mode has the advantage that the read signal (\overline{RD}) remains high for the duration of the <u>cycle</u>- since the SA8X8 is a write-only device. As a result, the WR pin may be tied permanently high.

This leaves three control lines- address latch enable (ALE), write (\overline{WR}) and chip select (\overline{CS}). If the SA8X8 is the only device on the emulated bus, \overline{CS} is not required and may be tied permanently low.

The timing of the various signals may be split into five essential sections:

- 1. CS low, ALE high
- 2. Address set up time
- 3. ALE low, address hold time
- 4. Data setup time, \overline{WR} low
- 5. Data hold time, WR high, CS high






Fig. 1a Intel bus timing definitions

Fig. 1b Motorola bus timing definitions

Parameter	Symbol	Min.	Units
ALE high period	t ₁	70	ns
Delay time, ALE to WR	t ₂	40	ns
WR low period	t ₃	200	ns
Delay time, WR high to ALE high	t ₄	40	ns
CS setup time	t ₈	20	ns
CS hold time	t ₉	0	ns
Address setup time	t ₁₀	30	ns
Address hold time	t ₁₅	30	ns
Data setup time	t ₁₁	100	ns
Data hold time	t ₁₂	25	ns

Table 1a Intel bus timings at $V_{DD} = 5V$, $T_{AMB} = +25^{\circ}C$

Parameter	Symbol	Min.	Units
AS high period	t ₁	90	ns
Delay time, as low to DS high	t ₂	40	ns
DS high period	t ₃	210	ns
Delay time, DS low to AS high	t ₄	40	ns
DS low period	t ₅	200	ns
DS high to R/\overline{W} low setup time	t ₆	10	ns
R/W hold time	t ₇	10	ns
CS setup time	t ₈	20	ns
CS hold time	t ₉	0	ns
Address setup time	t ₁₀	30	ns
Address hold time	t ₁₅	30	ns
Write data setup time	t ₁₁	110	ns
Write data hold time	t ₁₂	30	ns

Table 1b Motorola bus timings at $V_{DD} = 5V$, $T_{AMB} = +25^{\circ}C$

This may be translated into a flow diagram, as shown in Fig.3:




Fig.3: Address/data bus emulation flow diagram

IMPLEMENTATIONS

The following sections detail the interconnection diagrams between each of the chosen microcontrollers and the SA8X8 and a subroutine which implements the flow diagram of Fig. 3. For the purposes of direct comparison, the same names have been used for variables and pins in each example. Specific port pins have been selected for each interconnection purely for convention. These may be changed simply by redefining the equates in the source code headers.

Whilst the minimum timings given in Table 1a must be adhered to, in practice this does not present a problem since the instruction cycle time of most microcontrollers is of the order of 1μ s. The time between any of the five sections listed above is constrained to be at least one instruction but is not subject to a maximum due to the static nature of the SA8X8 MOTEL interface.

The timing diagram may be redrawn as shown in Fig.2. Note that ALE is permitted to go high at any time, provided that t8 (chip select setup) and t4 (delay from \overline{WR} high to \overline{CS} low) times are adhered to. Hence, chip select may be exerted at the same time as ALE goes high, so long as \overline{WR} from a previous instruction goes high at least t4 before this. In fact this is guaranteed due to period 5 in Fig.2. Similarly, period 5 ensures that the t9 (chip select hold) period is adhered to.

Note that there is no necessity to place the address/data lines into a quiescent state after \overline{WR} becomes inactive since the next instruction will set up the address before the ALE low-going edge. This is guaranteed to occur more than a t12 period following the \overline{WR} rising edge by virtue of periods 1 and 5 in Fig.2.




Fig.2: Address/data bus timing diagram (Intel Mode)

1. MICROCHIP PIC SERIES.

The port pins of the PIC microcontrollers are bi-directional and must be set up as inputs or outputs in the first few lines of code. When defined as an output each port pin is capable of sourcing or sinking 25mA. It is therefore very important that an input cannot be inadvertently redefined as an output since this could cause contention and possibly destroy the device. For this reason the port initialisation routine has been made a subroutine and should be called regularly from the body of the code.




Fig.4: Microchip PIC16CXX interconnection diagram

;**********			
;BYTE EQUATE		*******	*****
, PORT A		EOU 5	
PORT_P		EQU 5	
ADDRES		~	; ADDRESS AND DATA REGISTERS
	55	~	
DATA		EQU 1	11
; * * * * * * * * * * *	* * * * * * * * * * * *	******	*************
;BIT EQUATES			
;********		*******	***************************************
ALE	EQU	0	;PORT_A BIT 0= ALE
WRB	EQU	1	;PORT_A BIT 1= WRB
CSB	EQU	2	;PORT_A BIT 2= CSB
******	* * * * * * * * * * * *	* * * * * * * * *	*****
, port_initiai			SETS UP QUIESCENT STATE OF PORTS. CALL
		;	DURING INITIALISATION ONLY
; * * * * * * * * * * *	* * * * * * * * * * * *	* * * * * * * * *	***************************************
BSF	PORT_	A,CSB	¿QUIESCENT IS CSB HIGH, WRB HIGH
BCF	PORT		; AND ALE LOW.
BSF	PORT_		
MOVLW	0FFH	,	
MOVEW	PORT_	в	
RETLW		ىر	
REILW	00H		
; * * * * * * * * * * * *	* * * * * * * * * * * *	*******	******
;********** PORT_DEFINI:		;	SETS UP I/O PORTS AS INPUTS OR OUTPUTS
		: ;	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND
		;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM
PORT_DEFINI	FION_ROUTINE	; ; ;	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION
;*********	FION_ROUTINE	; ; ; ; ; ;	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION
PORT_DEFINI	FION_ROUTINE ************ XXXXX	;; ;; ;; ;**********	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION
;*********	FION_ROUTINE	;; ;; ;; ;**********	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION
PORT_DEFINI: ;***********	FION_ROUTINE ************ XXXXX	;; ;; ;; ;**********	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION
PORT_DEFINI ;*********** MOVLW TRIS	TION_ROUTINE	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ;3 LSB'S OF PORT_A ARE O/PS
PORT_DEFINI ;*********** MOVLW TRIS MOVLW	TION_ROUTINE	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ;3 LSB'S OF PORT_A ARE O/PS
PORT_DEFINI ;*********** MOVLW TRIS MOVLW TRIS RETLW	TION_ROUTINE ************** XXXXX PORT_ 00H PORT_ 00H	: ; ; ; ; ; 000B A B	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
PORT_DEFINI ;*********** MOVLW TRIS MOVLW TRIS RETLW ;**********	TION_ROUTINE ************ XXXXX PORT_ 00H PORT_ 00H	: ; ; ; ; 000B A B	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
PORT_DEFINI ;*********** MOVLW TRIS MOVLW TRIS RETLW	TION_ROUTINE ************ XXXXX PORT_ 00H PORT_ 00H	: ; ; ; ; 000B A B *********	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
PORT_DEFINI ;***********************************	TION_ROUTINE ************ XXXXX PORT_ 00H PORT_ 00H	: ; ; ; ; 000B A B ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
PORT_DEFINI ;*********** MOVLW TRIS MOVLW TRIS RETLW ;************	FION_ROUTINE ************************************	: ; ; ; 000B A B ; ;;	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
PORT_DEFINI ;*********** MOVLW TRIS MOVLW TRIS RETLW ;*********** BUS_EMULATON ;************ BCF	TION_ROUTINE ************************************	: ; ; ; 000B A B ******** ; ; ; A,CSB	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
<pre>, ************************************</pre>	FION_ROUTINE ************************************	: ; ; ; 000B A B ******** ; ; ; A,CSB	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
PORT_DEFINI ;*********** MOVLW TRIS MOVLW TRIS RETLW ;*********** BUS_EMULATON ;************ BCF	TION_ROUTINE ************* VXXXX PORT_ 00H PORT_ 00H **********************************	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
PORT_DEFINI ;***********************************	TION_ROUTINE ************ VXXXX PORT_ 00H PORT_ 00H **********************************	: ; ; ; 0000B A B ******** ; ; A, CSB A, ALE SS, W	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
PORT_DEFINI ;*********** MOVLW TRIS MOVLW TRIS RETLW ;************************************	TION_ROUTINE ************* VXXXX PORT_ 00H PORT_ 00H **********************************	: ; ; ; 0000B A B ******** ; ; A, CSB A, ALE SS, W	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
PORT_DEFINI ;***********************************	TION_ROUTINE ************ VXXXX PORT_ 00H PORT_ 00H **********************************	: ; ; ; 000B A B ******** ; ; A,CSB A,ALE SS,W B	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
PORT_DEFINI: ;************************************	TION_ROUTINE ************************************	: ; ; ; 000B A B B ********** A A CSB A,ALE SS,W B A,ALE	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
PORT_DEFINI: ;************************************	TION_ROUTINE ************************************	: ; ; ; 000B A B B ********** A A CSB A,ALE SS,W B A,ALE	SECTION 3. ALE LOW SECTION 4. WRB LOW AND
PORT_DEFINI ;*********** MOVLW TRIS MOVLW TRIS RETLW ;*********** BUS_EMULATON ;*********** BCF BSF MOVF MOVWF BCF	TION_ROUTINE ************************************	: ; ; ; 0008 A B ******** A,CSB A,ALE SS,W B A,ALE A,ALE A,WRB	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
PORT_DEFINI: ;************************************	TION_ROUTINE ************************************	;;;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;	SECTION 3. ALE LOW SECTION 4. WRB LOW AND
PORT_DEFINI: ;************************************	TION_ROUTINE ************************************	: ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************
PORT_DEFINI: ;************************************	TION_ROUTINE ************************************	: ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	SECTION 3. ALE LOW SECTION 4. WRB LOW AND
PORT_DEFINI: ;************************************	TION_ROUTINE ************************************	: ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	SETS UP I/O PORTS AS INPUTS OR OUTPUTS CALL DURING INITILISATION AND REGULARLY FROM BODY OF PROGRAM TO PREVENT CONTENTION ************************************

2. PHILIPS 87C75X SERIES

The port pins on these devices, like all MCS51 derivatives, are "quasi bi-directional". This means that they have weak pullup resistors and a single transistor which when turned on will take the output low. Therefore, to configure such a port as a high output, ensure that the transistor is off and to configure as a low output ensure that it is on. To use this port as an input, first ensure that the transistor is off and then read the pin in the usual way. Because the pull-up resistor is weak the pin may pulled low externally.

Consequently, this range of microcontrollers does not have direction registers. The only requirement is to ensure that the transistor is off when using any given port as an input. (NOTE: Some ports are open-drain only. Please check when reconfiguring functions to different port pins than those specified).




Fig.5: Philips 87C75X interconnection diagram

; HIT EQUATES ; HIT EQUATES ; ALE BIT P3.0 ; PORT 3 BIT 0= ALE WRB BIT P3.1 ; PORT 3 BIT 1= WRB CSB BIT P3.2 ; PORT 3 BIT 2= CSB ; CSB ; PORT_INITIALISE ; SETS UP QUIESCENT STATE OF PORTS. ; DURING INITIALISATION ONLY ; CLR ALE ; AND ALE LOW. SETB WRB MOV P1, #0FFH RET ; MOV P1, #0FFH RET ; MOV P1, ADDRESS AND DATA WORDS ; CLR CSB ; SECTION 1. ALE HIGH, C SETB ALE MOV P1, ADDRESS ; SECTION 2. SET UP ADDR CLR ALE ; SECTION 3. ALE LOW	ITERNAL RAM EQUATES		
DATA DATA 09H ;PLACED ABOVE REG BANK ; HIT EQUATES ; ALE BIT P3.0 ;PORT 3 BIT 0= ALE WRB BIT P3.1 ;PORT 3 BIT 1= WRB CSB BIT P3.2 ;PORT 3 BIT 2= CSB ; PORT_INITIALISE ;SETS UP QUIESCENT STATE OF PORTS. ;DURING INITIALISATION ONLY ; SETB CSB ;QUIESCENT IS CSB HIGH, CLR ALE ;AND ALE LOW. SETB WRB MOV P1, #OFFH RET ; CLR CSB ;IMPORT ADDRESS AND DATA WORDS ; CLR CSB ;SECTION 1. ALE HIGH, C SETB ALE MOV P1, ADDRESS ;SECTION 2. SET UP ADDR CLR ALE ;SECTION 3. ALE LOW	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
; HIT EQUATES ; HIT EQUATES ; ALE BIT P3.0 ; PORT 3 BIT 0= ALE WRB BIT P3.1 ; PORT 3 BIT 1= WRB CSB BIT P3.2 ; PORT 3 BIT 2= CSB ; CSB ; PORT_INITIALISE ; SETS UP QUIESCENT STATE OF PORTS. ; DURING INITIALISATION ONLY ; CLR ALE ; AND ALE LOW. SETB WRB MOV P1, #0FFH RET ; CLR CSB ; SECTION 1-5 OF FIGURE ; IMPORT ADDRESS AND DATA WORDS ; CLR CSB ; SECTION 1. ALE HIGH, C SETB ALE MOV P1, ADDRESS ; SECTION 2. SET UP ADDE CLR ALE ; SECTION 3. ALE LOW	ADDRESS	DATA 08H	;ADDRESS AND DATA REGISTERS
<pre>;HIT EQUATES ; ALE BIT P3.0 ;PORT 3 BIT 0= ALE WRB BIT P3.1 ;PORT 3 BIT 1= WRB CSB BIT P3.2 ;PORT 3 BIT 2= CSB ; ; *********************************</pre>	DATA	DATA 09H	; PLACED ABOVE REG BANK 0
ALE BIT P3.0 ;PORT 3 BIT 0= ALE WRB BIT P3.1 ;PORT 3 BIT 1= WRB CSB BIT P3.2 ;PORT 3 BIT 2= CSB ; PORT_INITIALISE ;SETS UP QUIESCENT STATE OF PORTS. ;DURING INITIALISATION ONLY ; SETB CSB ;QUIESCENT IS CSB HIGH, CLR ALE ;AND ALE LOW. SETB WRB MOV P1,#0FFH RET ; CLR CSB ;SECTIONS 1-5 OF FIGURE ;IMPORT ADDRESS AND DATA WORDS ; CLR CSB ;SECTION 1. ALE HIGH, C SETB ALE MOV P1,ADDRESS ;SECTION 2. SET UP ADDR CLR ALE ;SECTION 3. ALE LOW	*****	* * * * * * * * * * * * * *	******
ALE BIT P3.0 ;PORT 3 BIT 0= ALE WRB BIT P3.1 ;PORT 3 BIT 1= WRB CSB BIT P3.2 ;PORT 3 BIT 2= CSB ;************************************	T EQUATES		
WRB BIT P3.1 ;PORT 3 BIT 1= WRB CSB BIT P3.2 ;PORT 3 BIT 2= CSB ;************************************	* * * * * * * * * * * * * * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *
CSB BIT P3.2 ;PORT 3 BIT 2= CSB ;************************************	ALE	BIT P3.0	;PORT 3 BIT 0= ALE
CSB BIT P3.2 ;PORT 3 BIT 2= CSB ;************************************	WRB	BIT P3.1	;PORT 3 BIT 1= WRB
PORT_INITIALISE ;SETS UP QUIESCENT STATE OF PORTS. ;DURING INITIALISATION ONLY ;************************************	CSB		
;*************************************	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * *	******
;*************************************	T_INITIALISE	;SETS	UP QUIESCENT STATE OF PORTS. CALL
. SETB CSB ;QUIESCENT IS CSB HIGH, CLR ALE ;AND ALE LOW. SETB WRB MOV P1,#0FFH RET ;IMPLEMENTS SECTIONS 1-5 OF FIGURE ;UPORT ADDRESS AND DATA WORDS ;************************************		;DURIN	IG INITIALISATION ONLY
CLR ALE ;AND ALE LOW. SETB WRB MOV P1,#0FFH RET ;************************************	* * * * * * * * * * * * * * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *
CLR ALE ;AND ALE LOW. SETB WRB MOV P1,#0FFH RET ;************************************	SETB	CSB	;QUIESCENT IS CSB HIGH, WRB HIGH
SETB WRB MOV P1,#0FFH RET ;************************************	CLR	ALE	
RET ;************************************	SETB	WRB	
RET ;************************************			
BUS_EMULATOR ;IMPLEMENTS SECTIONS 1-5 OF FIGURE ;IMPORT ADDRESS AND DATA WORDS ;************************************		1 1 / 11 01 1 11	
BUS_EMULATOR ;IMPLEMENTS SECTIONS 1-5 OF FIGURE ;IMPORT ADDRESS AND DATA WORDS ;************************************			
; IMPORT ADDRESS AND DATA WORDS ;************************************	* * * * * * * * * * * * * * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *
;*************************************	_EMULATOR	;IMPLE	MENTS SECTIONS 1-5 OF FIGURE 3
CLR CSB ;SECTION 1. ALE HIGH, C SETB ALE MOV P1,ADDRESS ;SECTION 2. SET UP ADDF CLR ALE ;SECTION 3. ALE LOW		;IMPOR	T ADDRESS AND DATA WORDS
SETBALEMOVP1,ADDRESSCLRALE, SECTION 3. ALE LOW	* * * * * * * * * * * * * * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *
MOV P1,ADDRESS ;SECTION 2. SET UP ADDR CLR ALE ;SECTION 3. ALE LOW	CLR	CSB	;SECTION 1. ALE HIGH, CSB LOW
CLR ALE ;SECTION 3. ALE LOW	SETB	ALE	
	MOV	P1,ADDRESS	;SECTION 2. SET UP ADDRESS
	CLR	ALE	;SECTION 3. ALE LOW
CLR WRB SECTION 4. WRB LOW AND	CLR	WRB	;SECTION 4. WRB LOW AND
MOV P1,DATA ;SETUP DATA TO AD0-7	MOV	P1,DATA	;SETUP DATA TO AD0-7
SETB WRB ;SECTION 5. WRB & CSB H	SETB	WRB	;SECTION 5. WRB & CSB HIGH
SETB CSB	SETB	CSB	

3. ZILOG Z86C/Z86E SERIES

The port pins on these devices are variously configured as I/O, inputs or outputs. Taking the One-Time-Programmable Z86E04 as an example, P0 is a three bit I/O port, P1 is a three bit input only port and P2 is an eight bit I/O port. For simplicity the following example uses P2 as the address/ data bus and P0 as the control bus (\overline{CS} , \overline{WR} and ALE).

The instruction set makes no provisions for 'bit set' and 'bit clear' instructions to toggle port pins high and low. However, a read-modify-write architecture allows bit setting, clearing and toggling using OR, AND and XOR functions respectively. Since the initial read operation reads the state of the port pins themselves, rather than the port data registers, there is a risk of erroneous operation if the two states do not agree. This may occur particularly if the ports are defined to be open-drain and there is no external means for pulling the pin high. For this reason all the port pins in the listings below have been set to push-pull mode. (An additional safeguard consists of keeping an 'image' of the port data registers after each change).

In this particular case, however, using P0 as the three-bit control bus means that it is never necessary to set or clear individual port pins. It is adequate simply to write to all three pins simultaneously since they are all controlled exclusively inside the BUS_EMULATOR routine.




Fig.6: Zilog Z86 interconnection diagram

INTERNAL RAM EQUAT	,	. U ************
ADDRESS	.equ 04H	; ADDRESS AND DATA REGISTERS
address	.equ r4	PLACED ABOVE PORTS IN REG BANKO
DATA	.equ 05H	FIACED ABOVE FORIS IN REG BANKO
data	.equ r5	
* * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * *	*******
ORT_INITIALISE	;SETS (JP QUIESCENT STATE OF PORTS.
* * * * * * * * * * * * * * * * * *	*****	***********
LD	P0,#110B	;CS/ HIGH, WR/ HIGH, ALE LOW
LD	P2,#%FF	;SET ADDRESS/DATA BUS TO QUIESCENT
LD	P2M,#%00	; PORT2 ALL OUTPUTS
LD	P3M,#%01	;P3 I/PS DIGITAL, P2 OP/S PUSH/PUL
LD	P01M,#%04	; PORTO ALL OUTPUTS
RET		
US_EMULATOR	; IMPORT	MENTS SECTIONS 1-5 OF FIGURE 3 F ADDRESS AND DATA WORDS
LD	P0,#011B	
MOV	P2, ADDRESS	;SECTION 2. SET UP ADDRESS
LD	P0,#010B	;SECTION 3. ALE LOW
LD	P0,#000B	;SECTION 4. WRB LOW AND
MOV	P2,DATA	;SETUP DATA TO AD0-7
LD RET	P0,#110B	;SECTION 5. WRB & CSB HIGH ;RETURN

4. SGS THOMSON ST6 SERIES.

The port pins of these devices are particularly versatileallowing virtually any pin to be input, output (push-pull or open drain, internal pull-up optional), interrupts and in some cases analogue to digital converter inputs. For the reasons given in Section 3, all outputs have been defined as push-pull in this instance.

Three registers exist for each port: Option Register (ORx), Data Direction Register (DDRx) and Data Register (DRx). Individual bits of the DDR register defines whether the port is input (0) or output (1), whilst each bit of the OP register defines whether the pin is push-pull or open-drain (when configured as an output).

For a push-pull output both the DDR and OR bits need to be high. The DR register then holds the output data. For the purposes of this example, Port A has been used as the control bus and Port B as the address/ data bus.




Fig.7: SGS Thomson ST62 interconnection diagram

**************		0
1	.def 84H	**************************************
ADDRESS	.def 85H	ADDRESS AND DATA REGISTERS
DATA	.dei 85H	
ALE	.equ 0	;PORT B BITS EQUATES
WRB	.equ 1	
ALE	.equ 2	
****	* * * * * * * * * * * * * * * * * * * *	****
, PORT INITIALISE	SETS II	QUIESCENT STATE OF PORTS.

, LDI	DRB, OFFH	;SET ADDRESS/DATA BUS TO QUIESCE
		~ ~
LDI	DRA,XIIUB	;CS/ HIGH, WR/ HIGH, ALE LOW
LDI	ORA,#0FH	; PORTA AND B SET TO PUSH-PULL
LDI	ORB,#0FFH	
LDI	DDRA, #0FH	; PORTA AND B SET TO OUTPUTS
LDI	DDRB,#0FFH	
RET		
1		***************************************
BUS_EMULATOR		ENTS SECTIONS 1-5 OF FIGURE 3
		ADDRESS AND DATA WORDS
; * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
;*************************************	CSB, DRA	**************************************
1		
RES	CSB, DRA	
, RES SET LD	CSB, DRA ALE, DRA A, ADDRESS	;SECTION 1. ALE HIGH, CSB LOW
, RES SET	CSB, DRA ALE, DRA	;SECTION 1. ALE HIGH, CSB LOW
, RES SET LD	CSB, DRA ALE, DRA A, ADDRESS	;SECTION 1. ALE HIGH, CSB LOW
RES SET LD LD	CSB,DRA ALE,DRA A,ADDRESS DRB,A	;SECTION 1. ALE HIGH, CSE LOW
RES SET LD LD RES	CSB, DRA ALE, DRA A, ADDRESS DRB, A ALE, DRA WRB, DRA	;SECTION 1. ALE HIGH, CSE LOW ;SECTION 2. SET UP ADDRESS ;SECTION 3. ALE LOW ;SECTION 4. WRB LOW AND
RES SET LD LD RES RES LD	CSB, DRA ALE, DRA A, ADDRESS DRB, A ALE, DRA WRB, DRA A, DATA	;SECTION 1. ALE HIGH, CSE LOW ;SECTION 2. SET UP ADDRESS ;SECTION 3. ALE LOW
RES SET LD LD RES RES	CSB, DRA ALE, DRA A, ADDRESS DRB, A ALE, DRA WRB, DRA	;SECTION 1. ALE HIGH, CSE LOW ;SECTION 2. SET UP ADDRESS ;SECTION 3. ALE LOW ;SECTION 4. WRB LOW AND
RES SET LD LD RES RES LD	CSB, DRA ALE, DRA A, ADDRESS DRB, A ALE, DRA WRB, DRA A, DATA	;SECTION 1. ALE HIGH, CSE LOW ;SECTION 2. SET UP ADDRESS ;SECTION 3. ALE LOW ;SECTION 4. WRB LOW AND
RES SET LD LD RES RES LD LD	CSB, DRA ALE, DRA A, ADDRESS DRB, A ALE, DRA WRB, DRA A, DATA DRB, A	;SECTION 1. ALE HIGH, CSB LOW ;SECTION 2. SET UP ADDRESS ;SECTION 3. ALE LOW ;SECTION 4. WRB LOW AND ;SETUP DATA TO AD0-7

5. NATIONAL SEMICONDUCTOR COP SERIES.

The port pins of this range of microcontrollers differ substantially from one to the next. Port L, however, exists on all devices and is a general purpose eight-bit I/O port. In addition Port G exists on all devices although it is of variable length, dependent upon the size (pin-count) of the particular variant. Port L has therefore been adopted as the address/ data port and Port G as the control port.

Two registers exist for each port: Port Configuration (PxC) and Port Data (PxD). Individual bits of the PxC register defines whether the port is input (1) or output (0), whilst each bit of the PxD register defines the output state.




Fig.8: National Semiconductor COP interconnection diagram

;INTERNAL RAM EQUAT	ES, REGISTER BANK	0
; * * * * * * * * * * * * * * * * * * *	******	* * * * * * * * * * * * * * * * * * * *
ADDRESS		;ADDRESS AND DATA REGISTERS
DATA	.def 85H	
ALE	.equ 0	; PORT B BITS EQUATES
WRB	.equ 1	
ALE	.equ 2	
; * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * *	*******
PORT_INITIALISE		P QUIESCENT STATE OF PORTS.
1		*****
SBIT	CSB, PGD	;CS/ HIGH, WR/ HIGH, ALE LOW
SBIT	WRB, PGD	
RBIT	ALE, PGD	
LD	PLD,#0FFH	;SET ADDRESS/DATA BUS TO QUIESCEN
LD	PLC,#0	; PORT L ALL OUTPUTS
LD	PGC,#0	; PORT G ALL OUTPUTS
RET		
; * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
BUS_EMULATOR	;IMPLEM	ENTS SECTIONS 1-5 OF FIGURE 3
	;IMPORT	ADDRESS AND DATA WORDS
; * * * * * * * * * * * * * * * * * *		ADDRESS AND DATA WORDS
;*************************************		
	*****	************
RBIT	**************************************	************
RBIT SBIT	**************************************	;SECTION 1. ALE HIGH, CSB LOW
RBIT SBIT LD	**************************************	;SECTION 1. ALE HIGH, CSB LOW
RBIT SBIT LD LD	**************************************	;SECTION 1. ALE HIGH, CSB LOW
RBIT SBIT LD LD RBIT	**************************************	; SECTION 1. ALE HIGH, CSB LOW ; SECTION 2. SET UP ADDRESS ; SECTION 3. ALE LOW
RBIT SBIT LD LD RBIT RBIT	**************************************	; SECTION 1. ALE HIGH, CSB LOW ; SECTION 2. SET UP ADDRESS ; SECTION 3. ALE LOW ; SECTION 4. WRB LOW AND
RBIT SBIT LD LD RBIT RBIT LD	**************************************	<pre>;section 1. ALE HIGH, CSB LOW ;section 2. Set up address ;section 3. ALE LOW ;section 4. WRB LOW AND ;setup data to Ad0-7</pre>
RBIT SBIT LD LD RBIT RBIT LD LD	**************************************	; SECTION 1. ALE HIGH, CSB LOW ; SECTION 2. SET UP ADDRESS ; SECTION 3. ALE LOW ; SECTION 4. WRB LOW AND

AN4677



SEMICONDUCTOR

HEADQUARTERS OPERATIONS

MITEL SEMICONDUCTOR Cheney Manor, Swindon, Wiltshire SN2 2QW, United Kingdom. Tel: (01793) 518000 Fax: (01793) 518411

MITEL SEMICONDUCTOR 1500 Green Hills Road, Scotts Valley, California 95066-4922 United States of America. Tel (408) 438 2900 Fax: (408) 438 5576/6231 [†]All trademarks and registered trademarks are the property of their respective owners.

Internet: http://www.gpsemi.com CUSTOMER SERVICE CENTRES

- FRANCE & BENELUX Les Ulis Cedex Tel: (1) 69 18 90 00 Fax : (1) 64 46 06 07
- GERMANY Munich Tel: (089) 419508-20 Fax : (089) 419508-55
- ITALY Milan Tel: (02) 6607151 Fax: (02) 66040993
- JAPAN Tokyo Tel: (03) 5276-5501 Fax: (03) 5276-5510
- KOREA Seoul Tel: (2) 5668141 Fax: (2) 5697933
- NORTH AMERICA Scotts Valley, USA Tel: (408) 438 2900 Fax: (408) 438 5576/6231
- SOUTH EAST ASIA Singapore Tel:(65) 3827708 Fax: (65) 3828872
- SWEDEN Stockholm Tel: 46 8 702 97 70 Fax: 46 8 640 47 36
- TAIWAN, ROC Taipei Tel: 886 2 25461260 Fax: 886 2 27190260
- UK, EIRÉ, DENMARK, FINLAND & NORWAY Swindon Tel: (01793) 726666 Fax : (01793) 518582
 These are supported by Agents and Distributors in major countries world-wide.
 © Mitel Corporation 1998 Publication No. AN4677 Issue No. 1.2 January 1997

TECHNICAL DOCUMENTATION - NOT FOR RESALE. PRINTED IN UNITED KINGDOM

This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company guarantee that such methods of uses is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information on and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.

All brand names and product names used in this publication are trademarks, registered trademarks or trade names of their respective owners.